JPH04343392A - ゲンロック周波数発生装置 - Google Patents

ゲンロック周波数発生装置

Info

Publication number
JPH04343392A
JPH04343392A JP4042245A JP4224592A JPH04343392A JP H04343392 A JPH04343392 A JP H04343392A JP 4042245 A JP4042245 A JP 4042245A JP 4224592 A JP4224592 A JP 4224592A JP H04343392 A JPH04343392 A JP H04343392A
Authority
JP
Japan
Prior art keywords
signal
phase
locked loop
image
image source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP4042245A
Other languages
English (en)
Japanese (ja)
Inventor
Jerel D Robison
ジェレル　ドリュー　ロビソン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LSI Corp
Original Assignee
LSI Logic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LSI Logic Corp filed Critical LSI Logic Corp
Publication of JPH04343392A publication Critical patent/JPH04343392A/ja
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/12—Synchronisation between the display unit and other units, e.g. other display units, video-disc players
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/06—Generation of synchronising signals
    • H04N5/067—Arrangements or circuits at the transmitter end
    • H04N5/073—Arrangements or circuits at the transmitter end for mutually locking plural sources of synchronising signals, e.g. studios or relay stations
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/12—Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels
    • G09G2340/125—Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels wherein one of the images is motion video

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Processing Of Color Television Signals (AREA)
JP4042245A 1991-01-31 1992-01-31 ゲンロック周波数発生装置 Withdrawn JPH04343392A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/649,033 1991-01-31
US07/649,033 US5155595A (en) 1991-01-31 1991-01-31 Genlock frequency generator

Publications (1)

Publication Number Publication Date
JPH04343392A true JPH04343392A (ja) 1992-11-30

Family

ID=24603204

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4042245A Withdrawn JPH04343392A (ja) 1991-01-31 1992-01-31 ゲンロック周波数発生装置

Country Status (4)

Country Link
US (1) US5155595A (fr)
EP (1) EP0497377B1 (fr)
JP (1) JPH04343392A (fr)
DE (1) DE69218476T2 (fr)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3347339B2 (ja) * 1991-04-08 2002-11-20 キヤノン株式会社 画像処理装置
US5404393A (en) * 1991-10-03 1995-04-04 Viscorp Method and apparatus for interactive television through use of menu windows
AU666185B2 (en) * 1992-04-29 1996-02-01 Canon Kabushiki Kaisha A portable video animation device
US5430496A (en) * 1992-04-29 1995-07-04 Canon Kabushiki Kaisha Portable video animation device for creating a real-time animated video by combining a real-time video signal with animation image data
US5394171A (en) * 1992-11-02 1995-02-28 Zenith Electronics Corp. Synchronizing signal front end processor for video monitor
JPH06189194A (ja) * 1992-12-17 1994-07-08 Pioneer Electron Corp 映像合成装置
EP0701765A4 (fr) * 1994-03-28 1996-08-28 Magma Inc Dispositif de visualisation en deux et trois dimensions
US6014125A (en) * 1994-12-08 2000-01-11 Hyundai Electronics America Image processing apparatus including horizontal and vertical scaling for a computer display
US5621428A (en) * 1994-12-12 1997-04-15 Auravision Corporation Automatic alignment of video window on a multimedia screen
US5835134A (en) * 1995-10-13 1998-11-10 Digital Equipment Corporation Calibration and merging unit for video adapters
EP0842583B1 (fr) * 1996-06-06 2002-05-02 Koninklijke Philips Electronics N.V. Extraction de la synchronisation horizontale
WO1998007272A1 (fr) 1996-08-13 1998-02-19 Fujitsu General Limited Circuit avec boucle a phase asservie pour dispositif d'affichage numerique
US6441812B1 (en) * 1997-03-31 2002-08-27 Compaq Information Techniques Group, L.P. Hardware system for genlocking
US5914757A (en) * 1997-04-21 1999-06-22 Philips Electronics North America Corporation Synchronization of multiple video and graphic sources with a display using a slow PLL approach
KR100275753B1 (ko) * 1998-11-30 2000-12-15 윤종용 텔레비젼 시스템의 지터 보정장치 및 방법
US6292225B1 (en) * 1999-05-07 2001-09-18 Sony Corporation Precision horizontal positioning system
US6999131B2 (en) 2000-02-23 2006-02-14 Matsushita Electric Industrial Co., Ltd. Video output apparatus and output video changeover control method
US6507370B1 (en) 2000-03-20 2003-01-14 International Business Machines Corporation Highly adjustable video composite sync separator and variable gain pixel clock frequency locking apparatus and method
US7506240B2 (en) 2004-07-02 2009-03-17 Filmlight Limited Method and apparatus for image processing
KR100663647B1 (ko) * 2005-06-01 2007-01-03 삼성전자주식회사 디스플레이장치 및 그 제어방법
US8994700B2 (en) * 2006-03-23 2015-03-31 Mark J. Foster Artifact-free transitions between dual display controllers
US8681159B2 (en) * 2006-08-04 2014-03-25 Apple Inc. Method and apparatus for switching between graphics sources
EP2153663B1 (fr) * 2007-06-12 2012-12-26 Thomson Licensing Compensation automatique d'un retard d'un signal de synchronisation dans un réseau de commutation par paquets
US8102470B2 (en) * 2008-02-22 2012-01-24 Cisco Technology, Inc. Video synchronization system
US8300056B2 (en) 2008-10-13 2012-10-30 Apple Inc. Seamless display migration
JP5558079B2 (ja) * 2009-11-06 2014-07-23 株式会社東芝 磁気共鳴画像診断装置
US8797334B2 (en) 2010-01-06 2014-08-05 Apple Inc. Facilitating efficient switching between graphics-processing units
US8648868B2 (en) 2010-01-06 2014-02-11 Apple Inc. Color correction to facilitate switching between graphics-processing units
US8368702B2 (en) 2010-01-06 2013-02-05 Apple Inc. Policy-based switching between graphics-processing units
US8730251B2 (en) 2010-06-07 2014-05-20 Apple Inc. Switching video streams for a display without a visible interruption
US8526609B1 (en) * 2011-06-23 2013-09-03 Bby Solutions, Inc. Method for real-time compositing of encrypted video streams without decryption
US9036084B2 (en) * 2013-04-11 2015-05-19 Qualcomm Incorporated Apparatus and method for synchronous display of video data
US10484578B2 (en) 2018-03-30 2019-11-19 Cae Inc. Synchronizing video outputs towards a single display frequency

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2314289A1 (de) * 1973-03-22 1974-10-10 Nordmende Fernsehempfaenger mit mitteln zur ueberwachung eines raumes durch eine fernsehkamera oder einer zweiten sendung
DE2614199C3 (de) * 1976-04-02 1982-05-27 Saba Gmbh, 7730 Villingen-Schwenningen Fernsehempfänger mit einer Schaltungsanordnung zur gleichzeitigen Wiedergabe mehrerer Programme
US4591910A (en) * 1984-03-14 1986-05-27 Zenith Electronics Corporation Horizontal picture centering
JPS60194679A (ja) * 1984-03-15 1985-10-03 Sony Corp テレビジヨン受像機
US4580165A (en) * 1984-04-12 1986-04-01 General Electric Company Graphic video overlay system providing stable computer graphics overlayed with video image
US4611230A (en) * 1984-12-18 1986-09-09 Zenith Electronics Corporation Vertical video centering control system
US4639765A (en) * 1985-02-28 1987-01-27 Texas Instruments Incorporated Synchronization system for overlay of an internal video signal upon an external video signal
US4729024A (en) * 1985-03-19 1988-03-01 Canon Kabushiki Kaisha Synchronizing pulse signal generation device
US4675736A (en) * 1985-09-25 1987-06-23 Humphrey Instruments, Inc. Superimposed analog video image on plotted digital field tester display
US4843469A (en) * 1987-04-13 1989-06-27 The Grass Valley Group, Inc. Rapid signal acquisition and phase averaged horizontal timing from composite sync
JPH02193468A (ja) * 1989-01-20 1990-07-31 Sanyo Electric Co Ltd ピクチヤインピクチヤ処理回路

Also Published As

Publication number Publication date
DE69218476D1 (de) 1997-04-30
EP0497377A3 (en) 1992-10-07
EP0497377B1 (fr) 1997-03-26
US5155595A (en) 1992-10-13
EP0497377A2 (fr) 1992-08-05
HK1000485A1 (en) 1998-03-27
DE69218476T2 (de) 1997-10-30

Similar Documents

Publication Publication Date Title
JPH04343392A (ja) ゲンロック周波数発生装置
US4580165A (en) Graphic video overlay system providing stable computer graphics overlayed with video image
JP4690636B2 (ja) 入力ビデオ信号と出力ビデオ信号を垂直にロックさせるための方法および装置
KR100315246B1 (ko) 디지털 표시 장치용 위상 동기 루프 회로
JPH0120432B2 (fr)
EP0899717B1 (fr) Circuit de boucle à verrouillage de phase
US5315387A (en) Horizontal synchronization circuit
HK1000485B (en) Genlock frequency generator
JPH02117284A (ja) 映像信号用位相ロツク回路
JPH05227453A (ja) 周波数自動調整装置
JP3085505B2 (ja) スキュー対応ｐｌｌ回路
JPS59212891A (ja) 同期回路
JPH1056581A (ja) 表示装置用のｐｌｌ回路
JP3024724B2 (ja) スキュー検出回路
JP2877683B2 (ja) ビデオカメラの外部同期方法
JP2001358969A (ja) ディジタルテレビジョン受信機の水平同期
JPS643252Y2 (fr)
JP3632541B2 (ja) 同期処理回路
KR100468711B1 (ko) 감시용 카메라 시스템의 외부동기 모드 자동 판별 기능을 갖는외부 동기화 장치 및 동기화 방법
KR200274172Y1 (ko) 디지털 그래픽 기능을 이용한 온스크린 디스플레이출력장치
JP2661300B2 (ja) 画像標本化クロックの制御方法
KR19990001545A (ko) 영상처리 시스템에서의 동기신호 발생장치
JPH0523018Y2 (fr)
JPH05199483A (ja) 画素同期装置
JPH05252438A (ja) 映像信号サンプリング制御回路

Legal Events

Date Code Title Description
A300 Application deemed to be withdrawn because no request for examination was validly filed

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 19990408