JPH0449874U - - Google Patents

Info

Publication number
JPH0449874U
JPH0449874U JP9236290U JP9236290U JPH0449874U JP H0449874 U JPH0449874 U JP H0449874U JP 9236290 U JP9236290 U JP 9236290U JP 9236290 U JP9236290 U JP 9236290U JP H0449874 U JPH0449874 U JP H0449874U
Authority
JP
Japan
Prior art keywords
signal
pulse signal
generates
circuit
difference
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9236290U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP9236290U priority Critical patent/JPH0449874U/ja
Publication of JPH0449874U publication Critical patent/JPH0449874U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Measurement Of Current Or Voltage (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Stand-By Power Supply Arrangements (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の瞬時電圧低下検出回路の1実
施例のブロツク図、第2図は瞬時電圧低下補償装
置のブロツク図、第3図は第2図の装置に設けら
れた従来回路のブロツク図、第4図は第3図の一
部の詳細な結線図、第5図a〜fは第4図の動作
説明用のタイミングチヤートである。 13……アドレス生成器、14……メモリ、1
5……D/A変換器、16……比較回路、28…
…位相同期回路、29……発振回路。
FIG. 1 is a block diagram of one embodiment of the instantaneous voltage drop detection circuit of the present invention, FIG. 2 is a block diagram of an instantaneous voltage drop compensator, and FIG. 3 is a block diagram of a conventional circuit installed in the device shown in FIG. 4 are detailed wiring diagrams of a part of FIG. 3, and FIGS. 5a to 5f are timing charts for explaining the operation of FIG. 4. 13...address generator, 14...memory, 1
5...D/A converter, 16...Comparison circuit, 28...
...Phase synchronization circuit, 29...Oscillation circuit.

Claims (1)

【実用新案登録請求の範囲】 交流電源の電圧検出信号に基づくPLL制御に
より前記交流電源の所定電圧位相のタイミングで
同期パルス信号を発生する位相同期回路と、 規定振幅の基準正弦波信号の波形データを記憶
したメモリと、 自走発振して前記交流電源より十分高い周波数
のクロツクパルス信号を発生する発振回路と、 前記同期パルス信号のリセツトにより前記交流
電源に同期して前記クロツクパルス信号の計数に
基づく前記メモリの読出しアドレスの生成をくり
返し、前記メモリをくり返し読出しすアドレス生
成器と、 前記メモリから読出された前記波形データをア
ナログ変換し、前記交流電源に同期して前記基準
正弦波信号を再構成するD/A変換器と、 前記同期パルス信号のタイミング制御により前
記D/A変換器の出力信号と前記電圧検出信号と
の差の積分をくり返すとともに前記差の積分値と
所定の判定値とを比較し、前記差の積分値が前記
判定値を越える瞬時電圧低下の発生時に検出信号
を出力する比較回路と を備えた瞬時電圧低下検出回路。
[Claims for Utility Model Registration] A phase synchronized circuit that generates a synchronized pulse signal at the timing of a predetermined voltage phase of the AC power source through PLL control based on a voltage detection signal of the AC power source, and waveform data of a reference sine wave signal of a specified amplitude. an oscillator circuit that free-runs and generates a clock pulse signal having a frequency sufficiently higher than that of the AC power supply; and an oscillation circuit that generates a clock pulse signal having a frequency sufficiently higher than that of the AC power supply by resetting the synchronization pulse signal; an address generator that repeatedly generates a read address of a memory and reads the memory repeatedly; and an address generator that converts the waveform data read from the memory into analog and reconstructs the reference sine wave signal in synchronization with the AC power supply. A D/A converter and a timing control of the synchronization pulse signal to repeat integration of the difference between the output signal of the D/A converter and the voltage detection signal, and to calculate the integral value of the difference and a predetermined judgment value. An instantaneous voltage drop detection circuit comprising: a comparison circuit that compares the difference and outputs a detection signal when an instantaneous voltage drop occurs such that the integral value of the difference exceeds the determination value.
JP9236290U 1990-08-31 1990-08-31 Pending JPH0449874U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9236290U JPH0449874U (en) 1990-08-31 1990-08-31

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9236290U JPH0449874U (en) 1990-08-31 1990-08-31

Publications (1)

Publication Number Publication Date
JPH0449874U true JPH0449874U (en) 1992-04-27

Family

ID=31828749

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9236290U Pending JPH0449874U (en) 1990-08-31 1990-08-31

Country Status (1)

Country Link
JP (1) JPH0449874U (en)

Similar Documents

Publication Publication Date Title
JPH0449874U (en)
JPS5985967U (en) phase detection device
CA2192881A1 (en) PLL Circuit and Noise Reduction Means for PLL Circuit
JPH02134723U (en)
JP2655165B2 (en) Synchronization method of synchronous inverter, synchronous signal generation circuit and synchronous inverter device
JPH0463076U (en)
JPH0478572U (en)
JPS61199196U (en)
JP3720120B2 (en) Waveform generator
JPH0268523U (en)
JPH01108628U (en)
JPH0454067U (en)
JPS58182167U (en) Abnormality detection circuit of phase locked circuit
JPS60140989U (en) Character display device
JPH01123228U (en)
JPS5834591U (en) Control device for inverter equipment
JPS6132783U (en) phase control circuit
JPS61195644U (en)
JPS5986759U (en) Synchronous signal generator
JPH03117945U (en)
JPS6397127U (en)
JPS5972039U (en) clock signal generator
JPH048600U (en)
JPH02124638A (en) Synthesized signal generator
JPH01162674U (en)