JPH046224Y2 - - Google Patents
Info
- Publication number
- JPH046224Y2 JPH046224Y2 JP1985001421U JP142185U JPH046224Y2 JP H046224 Y2 JPH046224 Y2 JP H046224Y2 JP 1985001421 U JP1985001421 U JP 1985001421U JP 142185 U JP142185 U JP 142185U JP H046224 Y2 JPH046224 Y2 JP H046224Y2
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- silver
- insulating
- resist
- patterns
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
Description
【考案の詳細な説明】
〔考案の利用分野〕
本考案はタツチパネルなどに適用される多層パ
ターンに係り、さらに詳しくは、絶縁レジストの
上下に導体パターンが配設されてなる多層パター
ンの配線構造に関する。[Detailed description of the invention] [Field of application of the invention] The present invention relates to a multilayer pattern applied to touch panels, etc., and more specifically, to a wiring structure of a multilayer pattern in which conductor patterns are arranged above and below an insulating resist. .
第2図A,Bはこの種多層パターンの従来例を
示すもので、タツチパネル製造時における工程別
の部分平面図である。
FIGS. 2A and 2B show a conventional example of this type of multilayer pattern, and are partial plan views of each step in manufacturing a touch panel.
まず、第2図Aに示すように、透明な絶縁シー
ト1上に略平行に多数の透明電極2を配設した
後、これら透明電極2のうちの一部について、互
いに平行に延びる外部導出用の銀パターン3を印
刷形成する。次いで、これら複数本の銀パターン
3上に絶縁レジスト4を印刷形成し、該銀パター
ン3を被覆する。さらに、第2図Bに示すよう
に、他の透明電極2についても互いに平行に延び
る外部導出用の銀パターン5を印刷形成するが、
このとき、該銀パターン5は、絶縁シート1上か
ら絶縁レジスト4の端部4aをほぼ直角に横切つ
て該絶縁レジスト4上に配設されており、こうし
て絶縁レジスト4の上下に銀パターンを配設した
多層パターンが形成される。 First, as shown in FIG. 2A, after disposing a large number of transparent electrodes 2 substantially in parallel on a transparent insulating sheet 1, some of these transparent electrodes 2 are connected to external lead-out electrodes extending parallel to each other. A silver pattern 3 is formed by printing. Next, an insulating resist 4 is printed and formed on the plurality of silver patterns 3 to cover the silver patterns 3. Furthermore, as shown in FIG. 2B, silver patterns 5 for external extraction extending parallel to each other are also printed on the other transparent electrodes 2.
At this time, the silver pattern 5 is disposed on the insulating resist 4 from above the insulating sheet 1 almost perpendicularly across the end 4a of the insulating resist 4, thus forming the silver pattern above and below the insulating resist 4. A disposed multilayer pattern is formed.
かかる多層パターンは、狭い領域に多数本の銀
パターンが要求される場合に極めて有効である。
つまり、各銀パターンの幅が0.65mm程度で最低
1.3mm程度のピツチを要するのに対し、第2図に
おいて絶縁シート1の銀パターン形成可能な領域
の幅dは数mm程度と狭いため、絶縁シート1の同
一平面上に多数本の銀パターン3および5を一括
して形成することは不可能である。そこで、絶縁
レジスト4の下面に銀パターン3を、上面に銀パ
ターン5を形成するという多層パターン構造を採
用することにより、限られた狭い領域に多数本の
配線が可能となつている。 Such a multilayer pattern is extremely effective when a large number of silver patterns are required in a narrow area.
In other words, the minimum width of each silver pattern is about 0.65mm.
Although a pitch of about 1.3 mm is required, the width d of the area where the silver pattern can be formed on the insulating sheet 1 in FIG. and 5 cannot be formed all at once. Therefore, by adopting a multilayer pattern structure in which the silver pattern 3 is formed on the lower surface of the insulating resist 4 and the silver pattern 5 is formed on the upper surface, a large number of wiring lines can be formed in a limited narrow area.
ところで、絶縁レジスト4はその絶縁性を保つ
ために数十μmの膜厚を必要とするので、銀パタ
ーン5を印刷形成する際に、第3図に示すよう
に、絶縁レジスト4の端部4aにおいて銀パター
ン5にはにじみが出やすい。しかるに上述した従
来の配線構造は、絶縁レジスト4の端部4aと銀
パターン5とがほぼ直角に交差する構成であつた
ため、該端部4aにおいて銀パターン5が密集し
ており、前記にじみの悪影響を受けやすかつた。
すなわち、銀パターン5が延びる方向とほぼ直交
する方向に画成されている端部4aはその端面が
狭いので、該端部4aにおいて、隣り合う銀パタ
ーン5どうしの間隔は必然的に狭くなつており、
それが前記にじみによつて一層僅少化されるた
め、シヨートする危険が高かつた。 By the way, since the insulating resist 4 requires a film thickness of several tens of μm to maintain its insulating properties, when forming the silver pattern 5 by printing, as shown in FIG. In this case, the silver pattern 5 tends to bleed. However, in the conventional wiring structure described above, the end 4a of the insulating resist 4 and the silver pattern 5 intersect at almost a right angle, so the silver pattern 5 is densely packed at the end 4a, and the adverse effects of the bleeding are It was easy to accept.
That is, since the end portion 4a defined in a direction substantially perpendicular to the extending direction of the silver pattern 5 has a narrow end surface, the interval between adjacent silver patterns 5 at the end portion 4a is inevitably narrow. Ori,
Since this was further minimized by the bleeding, there was a high risk of shooting.
本考案は上記従来技術の問題点に鑑みてなされ
たものであり、その目的は、絶縁レジストの端部
を横切り該絶縁レジスト上に配設される複数本の
導体パターンが前記端部においてシヨートする惧
れのない、多層パターンの配線構造を提供するに
ある。
The present invention has been made in view of the above-mentioned problems of the prior art, and its purpose is to allow a plurality of conductor patterns arranged on the insulation resist to cross the edge of the insulation resist and shoot at the edge. The purpose is to provide a reliable multilayer pattern wiring structure.
この目的を構成するために、本考案は、絶縁レ
ジスト上に印刷形成される導体パターンと該絶縁
レジストの端部とが斜めに交差していることを特
徴とする。
To achieve this objective, the present invention is characterized in that the conductor pattern printed on the insulation resist and the end of the insulation resist obliquely intersect.
以下、本考案の実施例を第1図に基づいて説明
する。
Hereinafter, an embodiment of the present invention will be described based on FIG.
第1図A,Bは本考案の一実施例に係る多層パ
ターンを示すもので、タツチパネル製造時におけ
る工程別の部分平面図である。これらの図におい
て、符号6は絶縁レジスト、6aはその端部であ
り、先に説明した第2図と対応する部分には同一
符号をつけてある。 FIGS. 1A and 1B show a multilayer pattern according to an embodiment of the present invention, and are partial plan views of each step in manufacturing a touch panel. In these figures, reference numeral 6 indicates an insulating resist, 6a indicates an end thereof, and parts corresponding to those in FIG. 2 described above are given the same reference numerals.
まず、第1図Aに示すように、透明な絶縁シー
ト1上に略平行に多数の透明電極2を配設した
後、これら透明電極2のうちの一部について、互
いに平行に延びる外部導出用の銀パターン3を印
刷形成する。次いで、これら複数本の銀パターン
3上と、まだ銀パターンが形成されていない図面
右側の絶縁シ−ト1上の一部とに、所定形状の絶
縁レジスト6を印刷形成し、銀パターン3を被覆
する。すなわち、この絶縁レジスト6は、端部6
a近傍の平面形状が先細り形状となつて銀パター
ン未形成の絶縁シート1上にせり出しており、そ
のため該端部6aの端面が比較的広く画成されて
いる。 First, as shown in FIG. 1A, after disposing a large number of transparent electrodes 2 substantially in parallel on a transparent insulating sheet 1, some of these transparent electrodes 2 are connected to external lead-out electrodes extending parallel to each other. A silver pattern 3 is formed by printing. Next, an insulating resist 6 of a predetermined shape is printed and formed on the plurality of silver patterns 3 and on a part of the insulating sheet 1 on the right side of the drawing where no silver pattern has been formed yet, and the silver pattern 3 is formed. Cover. That is, this insulation resist 6
The planar shape near a is tapered and protrudes above the insulating sheet 1 on which the silver pattern is not formed, so that the end surface of the end portion 6a is defined relatively widely.
次に、第1図Bに示すように、他の透明電極2
についても互いに平行に延びる外部導出用の銀パ
ターン5を印刷形成する。このとき、絶縁レジス
ト6が先細り形状となつているため、銀パターン
5は、絶縁シート1上から絶縁レジスト6の端部
6aを斜めに横切つて該絶縁レジスト6上に配設
されており、こうして多層パターンが形成されて
いる。そして、このように絶縁レジスト6の端部
6aと該絶縁レジスト6上に配設される銀パター
ン5とが斜めに交差するように端部6aが画成し
てあると、該端部6aにおいて、隣り合う銀パタ
ーン5どうしの間隔が十分広くとれるので、印刷
形成時に銀パターン5が端部6aでにじみを生じ
たとしても、銀パターン5どうしがシヨートする
惧れはない。 Next, as shown in FIG. 1B, another transparent electrode 2
Also, silver patterns 5 for external extraction extending parallel to each other are formed by printing. At this time, since the insulating resist 6 has a tapered shape, the silver pattern 5 is disposed on the insulating resist 6 diagonally across the end 6a of the insulating resist 6 from above the insulating sheet 1, A multilayer pattern is thus formed. If the end portion 6a is defined such that the end portion 6a of the insulating resist 6 and the silver pattern 5 disposed on the insulating resist 6 diagonally intersect in this way, the end portion 6a may be Since the distance between adjacent silver patterns 5 is sufficiently wide, even if the silver patterns 5 bleed at the end portions 6a during printing, there is no risk that the silver patterns 5 will shoot each other.
以上説明したように、本考案によれば、絶縁レ
ジスト上に印刷形成される導体パターンと該絶縁
レジストの端部とを斜めに交差させ、該端部にお
いて、隣り合う導体パターンどうしの間隔が広く
なるようにしてあるので、導体パターンが該端部
でにじみを生じていても導体パターンどうしがシ
ョートする惧れはない。
As explained above, according to the present invention, the conductive pattern printed on the insulating resist and the end of the insulating resist are diagonally crossed, and the distance between adjacent conductive patterns is wide at the end. Therefore, even if the conductor patterns bleed at the ends, there is no risk of short-circuiting between the conductor patterns.
第1図A,Bは本考案の一実施例に係る多層パ
ターンを工程別に示す部分平面図、第2図A,B
は従来例に係る多層パターンを工程別に示す部分
平面図、第3図は銀パターンのにじみを示す要部
斜視図である。
3,5……銀パターン、6……絶縁レジスト、
6a……端部。
FIGS. 1A and 1B are partial plan views showing each step of a multilayer pattern according to an embodiment of the present invention, and FIGS. 2A and 2B are
FIG. 3 is a partial plan view showing a multilayer pattern according to a conventional example in each step, and FIG. 3 is a perspective view of a main part showing bleeding of a silver pattern. 3, 5... Silver pattern, 6... Insulating resist,
6a... end.
Claims (1)
れ、この導体パターン上に絶縁レジストが設けら
れているとともに、複数本の他の導体パターンが
前記絶縁レジスト上からその端部を横切つて前記
絶縁基板上に渡るように印刷形成されている多層
パターンにおいて、前記絶縁レジスト上の前記各
導体パターンと該絶縁レジストの前記端部とを斜
めに交差したことを特徴とする多層パターンの配
線構造。 A plurality of conductor patterns are provided on an insulating substrate, an insulating resist is provided on the conductor pattern, and a plurality of other conductor patterns are provided on the insulating resist and across the ends of the insulating substrate. 1. A wiring structure of a multilayer pattern, which is printed across the top of the multilayer pattern, wherein each of the conductor patterns on the insulating resist and the end of the insulating resist diagonally intersect with each other.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1985001421U JPH046224Y2 (en) | 1985-01-11 | 1985-01-11 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1985001421U JPH046224Y2 (en) | 1985-01-11 | 1985-01-11 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61119379U JPS61119379U (en) | 1986-07-28 |
| JPH046224Y2 true JPH046224Y2 (en) | 1992-02-20 |
Family
ID=30474153
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1985001421U Expired JPH046224Y2 (en) | 1985-01-11 | 1985-01-11 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH046224Y2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0634384B2 (en) * | 1986-12-18 | 1994-05-02 | 松下電器産業株式会社 | Input device of high frequency heating device |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5635318A (en) * | 1980-07-15 | 1981-04-08 | Idec Izumi Corp | Panel thickness control device |
-
1985
- 1985-01-11 JP JP1985001421U patent/JPH046224Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61119379U (en) | 1986-07-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2024019471A5 (en) | ||
| JP3753252B2 (en) | Multi-element type chip device and manufacturing method thereof | |
| JPS61268090A (en) | Printed wiring board | |
| JPH0427184Y2 (en) | ||
| CA1098763A (en) | Electro-erosion head and manufacturing method | |
| JP3656307B2 (en) | Hybrid integrated circuit device and manufacturing method thereof | |
| JPH0341416Y2 (en) | ||
| JPH0650961Y2 (en) | Multiple chip resistors | |
| JPS5880805A (en) | Wiring board with inductance coil | |
| JPH0529508Y2 (en) | ||
| JPH056687Y2 (en) | ||
| JPS60194324U (en) | multilayer chip capacitor | |
| JP2623748B2 (en) | Thick film circuit device | |
| JPS5930520Y2 (en) | Through-layer porcelain capacitor | |
| JPS59151431A (en) | Etching method for layer of irregular thickness | |
| JPH01135767U (en) | ||
| JPH0413878B2 (en) | ||
| JPS6110832A (en) | Gas discharge panel | |
| JPS63136381U (en) | ||
| JPS60167403U (en) | dielectric filter | |
| JPS62108265U (en) | ||
| JPH0463173U (en) | ||
| JPS6115719U (en) | Chip type multilayer ceramic capacitor | |
| JPS5999478U (en) | Wiring structure of multilayer circuit board | |
| JPS60167214A (en) | Flat keyboard switch and its manufacturing method |