JPH0476153B2 - - Google Patents
Info
- Publication number
- JPH0476153B2 JPH0476153B2 JP61059675A JP5967586A JPH0476153B2 JP H0476153 B2 JPH0476153 B2 JP H0476153B2 JP 61059675 A JP61059675 A JP 61059675A JP 5967586 A JP5967586 A JP 5967586A JP H0476153 B2 JPH0476153 B2 JP H0476153B2
- Authority
- JP
- Japan
- Prior art keywords
- results
- dedicated memory
- simulation
- scrolling
- simulation results
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61059675A JPS62216045A (ja) | 1986-03-17 | 1986-03-17 | 論理シミュレーション装置の記録装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61059675A JPS62216045A (ja) | 1986-03-17 | 1986-03-17 | 論理シミュレーション装置の記録装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62216045A JPS62216045A (ja) | 1987-09-22 |
| JPH0476153B2 true JPH0476153B2 (de) | 1992-12-02 |
Family
ID=13120003
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61059675A Granted JPS62216045A (ja) | 1986-03-17 | 1986-03-17 | 論理シミュレーション装置の記録装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62216045A (de) |
-
1986
- 1986-03-17 JP JP61059675A patent/JPS62216045A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62216045A (ja) | 1987-09-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5526508A (en) | Cache line replacing system for simultaneously storing data into read and write buffers having multiplexer which controls by counter value for bypassing read buffer | |
| JPH04227574A (ja) | ロジック・シミュレーション・マシンのための全イベント・トレース・ギャザラ | |
| EP0057096B1 (de) | Informationsverarbeitungsanlage | |
| JPH0476153B2 (de) | ||
| CN111782563B (zh) | 一种用于risc-v微控制器的dvp控制器系统 | |
| JPH0551933B2 (de) | ||
| JPH04181454A (ja) | データアクセス制御装置 | |
| JPS62216046A (ja) | 論理シミユレ−シヨン装置の記録制御方式 | |
| JPS63201852A (ja) | キヤツシユメモリのアクセス制御方式 | |
| JPS61153770A (ja) | 画像処理装置 | |
| JP3076199B2 (ja) | バッファアクセス制御回路 | |
| JPS6118032A (ja) | 外部メモリ制御装置 | |
| JPS61161560A (ja) | メモリ装置 | |
| JPS6168655A (ja) | バツフアストレ−ジのアクセス方法 | |
| JPH01188966A (ja) | キャッシュ付き磁気ディスク制御装置 | |
| JPS6362065A (ja) | デ−タ転送制御方式 | |
| JPS61193245A (ja) | 記憶制御方式 | |
| JPS63226751A (ja) | キヤツシユメモリのバスエラ−制御方式 | |
| JPS61131141A (ja) | キヤツシユメモリ装置 | |
| JPS6043763A (ja) | バツフア制御方式 | |
| KR950033853A (ko) | 고속정보전송이 가능한 인터페이스회로를 갖는 컴퓨터시스템 | |
| JPS61193230A (ja) | 磁気デイスク制御装置 | |
| JPH04364533A (ja) | スタック制御装置 | |
| JPS63201810A (ja) | 情報処理システムの時刻方式 | |
| JPH0243692A (ja) | マイクロプロセッサ及びそのキャッシュメモリ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |