JPH05251376A - トランジスターの製造方法 - Google Patents

トランジスターの製造方法

Info

Publication number
JPH05251376A
JPH05251376A JP4339367A JP33936792A JPH05251376A JP H05251376 A JPH05251376 A JP H05251376A JP 4339367 A JP4339367 A JP 4339367A JP 33936792 A JP33936792 A JP 33936792A JP H05251376 A JPH05251376 A JP H05251376A
Authority
JP
Japan
Prior art keywords
layer
silicide
metal silicide
polysilicon layer
dielectric
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4339367A
Other languages
English (en)
Japanese (ja)
Inventor
Lee Kuo-Fa
リー クオ−ファ
Chen-Hua Douglas Yu
ダグラス ユー チェン−ファ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
American Telephone and Telegraph Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Telephone and Telegraph Co Inc filed Critical American Telephone and Telegraph Co Inc
Publication of JPH05251376A publication Critical patent/JPH05251376A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H10D64/01304—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H10D64/01306—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon
    • H10D64/01308—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon the conductor further comprising a non-elemental silicon additional conductive layer, e.g. a metal silicide layer formed by the reaction of silicon with an implanted metal
    • H10D64/01312—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon the conductor further comprising a non-elemental silicon additional conductive layer, e.g. a metal silicide layer formed by the reaction of silicon with an implanted metal the additional layer comprising a metal or metal silicide formed by deposition, i.e. without a silicidation reaction, e.g. sputter deposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/30—Diffusion for doping of conductive or resistive layers
    • H10P32/302—Doping polycrystalline silicon or amorphous silicon layers
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/034—Diffusion of boron or silicon

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)
JP4339367A 1991-12-23 1992-12-21 トランジスターの製造方法 Pending JPH05251376A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/814,981 US5278096A (en) 1991-12-23 1991-12-23 Transistor fabrication method
US814981 1991-12-23

Publications (1)

Publication Number Publication Date
JPH05251376A true JPH05251376A (ja) 1993-09-28

Family

ID=25216528

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4339367A Pending JPH05251376A (ja) 1991-12-23 1992-12-21 トランジスターの製造方法

Country Status (3)

Country Link
US (1) US5278096A (2)
EP (1) EP0549168A2 (2)
JP (1) JPH05251376A (2)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2847031B2 (ja) * 1993-05-03 1999-01-13 現代電子産業株式会社 半導体素子の配線製造方法
KR0135166B1 (ko) * 1993-07-20 1998-04-25 문정환 반도체장치의 게이트 형성방법
EP0643417A3 (en) * 1993-09-08 1995-10-04 At & T Corp Gate implantation procedure.
US5395799A (en) * 1993-10-04 1995-03-07 At&T Corp. Method of fabricating semiconductor devices having electrodes comprising layers of doped tungsten disilicide
US5536684A (en) * 1994-06-30 1996-07-16 Intel Corporation Process for formation of epitaxial cobalt silicide and shallow junction of silicon
US5652156A (en) * 1995-04-10 1997-07-29 Taiwan Semiconductor Manufacturing Company Ltd. Layered polysilicon deposition method
KR0161735B1 (ko) * 1995-06-30 1999-02-01 김주용 반도체 소자의 제조방법
US5614428A (en) * 1995-10-23 1997-03-25 Lsi Logic Corporation Process and structure for reduction of channeling during implantation of source and drain regions in formation of MOS integrated circuit structures
JP3770954B2 (ja) * 1995-11-13 2006-04-26 エイ・ティ・アンド・ティ・コーポレーション 装置の製造方法
US5665611A (en) * 1996-01-31 1997-09-09 Micron Technology, Inc. Method of forming a thin film transistor using fluorine passivation
TW396646B (en) 1997-09-11 2000-07-01 Lg Semicon Co Ltd Manufacturing method of semiconductor devices
KR100425147B1 (ko) * 1997-09-29 2004-05-17 주식회사 하이닉스반도체 반도체소자의제조방법
US6174807B1 (en) * 1999-03-02 2001-01-16 Lucent Technologies, Inc. Method of controlling gate dopant penetration and diffusion in a semiconductor device
DE10021871A1 (de) * 2000-05-05 2001-11-15 Infineon Technologies Ag Verfahren zum Herstellen einer Barriereschicht in einem elektronischen Bauelement und Verfahren zum Herstellen eines elektronischen Bauelements mit einer Barriereschicht
US6867087B2 (en) 2001-11-19 2005-03-15 Infineon Technologies Ag Formation of dual work function gate electrode

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4782033A (en) * 1985-11-27 1988-11-01 Siemens Aktiengesellschaft Process for producing CMOS having doped polysilicon gate by outdiffusion of boron from implanted silicide gate
KR930004295B1 (ko) * 1988-12-24 1993-05-22 삼성전자 주식회사 Vlsi 장치의 n+ 및 p+ 저항영역에 저저항 접속방법
US5089432A (en) * 1990-08-17 1992-02-18 Taiwan Semiconductor Manufacturing Company Polycide gate MOSFET process for integrated circuits
US5130266A (en) * 1990-08-28 1992-07-14 United Microelectronics Corporation Polycide gate MOSFET process for integrated circuits

Also Published As

Publication number Publication date
US5278096A (en) 1994-01-11
EP0549168A3 (2) 1994-04-13
EP0549168A2 (en) 1993-06-30

Similar Documents

Publication Publication Date Title
US7511350B2 (en) Nickel alloy silicide including indium and a method of manufacture therefor
US7355255B2 (en) Nickel silicide including indium and a method of manufacture therefor
US6297115B1 (en) Cmos processs with low thermal budget
US6686637B1 (en) Gate structure with independently tailored vertical doping profile
KR100266019B1 (ko) 반도체장치의제조방법
US6380055B2 (en) Dopant diffusion-retarding barrier region formed within polysilicon gate layer
US5170242A (en) Reaction barrier for a multilayer structure in an integrated circuit
US5449642A (en) Method of forming metal-disilicide layers and contacts
JPH05251376A (ja) トランジスターの製造方法
JPH10256256A (ja) 半導体装置の銅金属配線形成方法
JP3521097B2 (ja) 表面チャネル型ｃｍｏｓトランジスタの製造方法
US20020048910A1 (en) Method and apparatus for forming a semiconductor device utilizing a low temperature process
US6281556B1 (en) Process for forming a low resistivity titanium silicide layer on a silicon semiconductor substrate and the resulting device
JPS60235474A (ja) 高密度集積ｍｏｓｆｅｔの製造方法
US6284635B1 (en) Method for forming titanium polycide gate
US6867087B2 (en) Formation of dual work function gate electrode
JP3144483B2 (ja) 半導体装置およびその製造方法
JP2773146B2 (ja) 半導体装置の製造方法
WO2000036634A2 (en) Amorphization of substrate to prevent silicide encroachment into channel region of field effect transistor
KR100249013B1 (ko) 반도체장치의 제조방법
JPH03175626A (ja) 集積回路およびその製法
JP3371631B2 (ja) 半導体装置およびその製造方法
JPH0521461A (ja) 半導体装置の製造方法
JPH05267164A (ja) ケイ化物とのシリコン接点を備えた集積回路
JP2006086464A (ja) 電界効果トランジスタ

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20020404