JPH0746992Y2 - 通信機能内蔵型ｌｓｉ - Google Patents

通信機能内蔵型ｌｓｉ

Info

Publication number: JPH0746992Y2
Authority: JP; Japan
Prior art keywords: built; lsi; communication; network; memory
Prior art date: 1990-12-28
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Expired - Lifetime

Application number

JP1990405387U

Other languages

English (en)

Japanese (ja)

Other versions

JPH0492842U (mo

Inventor

義久原田

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

Toyota Central R&D Labs Inc

Original Assignee

Toyota Central R&D Labs Inc

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1990-12-28

Filing date

1990-12-28

Publication date

1995-10-25

1990-12-28 Application filed by Toyota Central R&D Labs Inc filed Critical Toyota Central R&D Labs Inc

1990-12-28 Priority to JP1990405387U priority Critical patent/JPH0746992Y2/ja

1992-08-12 Publication of JPH0492842U publication Critical patent/JPH0492842U/ja

1995-10-25 Application granted granted Critical

1995-10-25 Publication of JPH0746992Y2 publication Critical patent/JPH0746992Y2/ja

2005-10-25 Anticipated expiration legal-status Critical

Status Expired - Lifetime legal-status Critical Current

Links

230000006854 communication Effects 0.000 title claims description 120
238000004891 communication Methods 0.000 title claims description 120
230000015654 memory Effects 0.000 claims description 57
230000006870 function Effects 0.000 claims description 40
239000010410 layer Substances 0.000 description 6
238000010586 diagram Methods 0.000 description 5
230000005540 biological transmission Effects 0.000 description 4
239000002356 single layer Substances 0.000 description 4
238000000034 method Methods 0.000 description 2
230000007175 bidirectional communication Effects 0.000 description 1
230000007423 decrease Effects 0.000 description 1
230000009977 dual effect Effects 0.000 description 1
238000005516 engineering process Methods 0.000 description 1
238000012986 modification Methods 0.000 description 1
230000004048 modification Effects 0.000 description 1

Landscapes

Small-Scale Networks (AREA)
Microcomputers (AREA)
Computer And Data Communications (AREA)

JP1990405387U 1990-12-28 1990-12-28 通信機能内蔵型ｌｓｉ Expired - Lifetime JPH0746992Y2 (ja)

Priority Applications (1)

Application Number	Priority Date	Filing Date	Title
JP1990405387U JPH0746992Y2 (ja)	1990-12-28	1990-12-28	通信機能内蔵型ｌｓｉ

Applications Claiming Priority (1)

Application Number	Priority Date	Filing Date	Title
JP1990405387U JPH0746992Y2 (ja)	1990-12-28	1990-12-28	通信機能内蔵型ｌｓｉ

Publications (2)

Publication Number	Publication Date
JPH0492842U JPH0492842U (mo)	1992-08-12
JPH0746992Y2 true JPH0746992Y2 (ja)	1995-10-25

Family

ID=31882817

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP1990405387U Expired - Lifetime JPH0746992Y2 (ja)	1990-12-28	1990-12-28	通信機能内蔵型ｌｓｉ

Country Status (1)

Country	Link
JP (1)	JPH0746992Y2 (mo)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US6936833B2 (en)	2000-08-28	2005-08-30	Nec Electronics Corporation	Semiconductor device package having a switcher connecting plural processing elements

1990
- 1990-12-28 JP JP1990405387U patent/JPH0746992Y2/ja not_active Expired - Lifetime

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US6936833B2 (en)	2000-08-28	2005-08-30	Nec Electronics Corporation	Semiconductor device package having a switcher connecting plural processing elements

Also Published As

Publication number	Publication date
JPH0492842U (mo)	1992-08-12

Similar Documents

Publication	Publication Date	Title
JP2004529581A5 (mo)	2005-08-25
CN101739241A (zh)	2010-06-16	一种片上多核dsp簇和应用扩展方法
JPH04294441A (ja)	1992-10-19	マイクロプロセッサを備えた処理装置間のインターフェイス用回路装置
CN103365795A (zh)	2013-10-23	分布式重排序缓冲器
US5155807A (en)	1992-10-13	Multi-processor communications channel utilizing random access/sequential access memories
JPH01320564A (ja)	1989-12-26	並列処理装置
CA2234635C (en)	2006-07-18	Method and device for exchanging data
CN219574799U (zh)	2023-08-22	一种基于amba总线的多总线桥接器及其片上系统
JPH11163970A (ja)	1999-06-18	装置内基盤制御システム
US6256696B1 (en)	2001-07-03	Information processing system comprising at least two processors
CN101355523B (zh)	2010-12-08	一种数据传输控制方法与系统
CN115796248A (zh)	2023-03-14	一种基于分布式片上存储的多核张量处理器
JPS6024980B2 (ja)	1985-06-15	マイクロコンピユ−タ
JPH0471060A (ja)	1992-03-05	半導体集積回路
JPH01291343A (ja)	1989-11-22	メモリ管理装置
JPS6132162A (ja)	1986-02-14	情報転送の競合防止回路
JPH07271654A (ja)	1995-10-20	コントローラ
KR0145541B1 (ko)	1998-08-17	디지탈 이동통신 교환기에서 대 용량 프로세서간 통신보드의 예비용 노드 이용방법
JPH04258886A (ja)	1992-09-14	メモリ回路
JPS6029139B2 (ja)	1985-07-09	処理装置間結合方式
EP1459191B1 (en)	2011-01-19	Communication bus system
JP3548948B2 (ja)	2004-08-04	クロスバスイッチ
JPS6051145B2 (ja)	1985-11-12	コンピユ−タ接続方式
JPH07175768A (ja)	1995-07-14	デュアルｃｐｕシステム
JP3157876B2 (ja)	2001-04-16	遠隔監視制御装置

Legal Events

Date

Code

Title

Description

1996-04-16

A01

Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19960416