JPH09507617A - 積層低誘電率技術 - Google Patents
積層低誘電率技術Info
- Publication number
- JPH09507617A JPH09507617A JP8514582A JP51458296A JPH09507617A JP H09507617 A JPH09507617 A JP H09507617A JP 8514582 A JP8514582 A JP 8514582A JP 51458296 A JP51458296 A JP 51458296A JP H09507617 A JPH09507617 A JP H09507617A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- coated glass
- metal interconnect
- metal
- oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/45—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts
- H10W20/48—Insulating materials thereof
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
- Inorganic Insulating Materials (AREA)
- Organic Insulating Materials (AREA)
- Local Oxidation Of Silicon (AREA)
Abstract
Description
Claims (1)
- 【特許請求の範囲】 1.半導体装置において金属相互接続部の第1の層を互いから分離し、かつ金属 相互接続部(12)の前記第1の層への電気的接続をなすための金属相互接続部 (28)の第2の上に載る層から金属相互接続部(12)の前記第1の層を分離 するための積層誘電体構造であって、前記積層誘電体構造は、 (a) 金属相互接続部(12)の前記第1の層において金属相互接続部間の 間隙を充填する有機塗布ガラス材料(18)の層と、 (b) 金属相互接続部(28)の前記第2の層を支持するために平坦化を与 えるための無機塗布ガラス材料(26)の層と、 (c) 前記有機塗布ガラス層と前記無機塗布ガラス層とを分離する、化学的 に気相成長させられる酸化物の層(20)とを含む、積層誘電体構造。 2.前記有機塗布ガラス材料(18)は炭素を多く含有するシロキサンから本質 的になる、請求項1に記載の積層誘電体構造。 3.前記有機塗布ガラス層(18)は前記金属相互接続部(12)の厚みの約1 /2の厚みを有する、請求項2に記載の積層誘電体構造。 4.前記無機塗布ガラス材料(26)はケイ酸塩または水 素化シルセスキオキサンから本質的になる、請求項1に記載の積層誘電体構造。 5.前記無機塗布ガラス層(26)は約6000Å未満の厚みを有する、請求項 4に記載の積層誘電体構造。 6.前記化学的に気相成長させられる酸化物層(20)はシリコンの割合か大き い二酸化シリコンを含む、請求項1に記載の積層誘電体構造。 7.前記化学的に気相成長させられる酸化物層(20)は約500〜1000Å の範囲の厚みを有する、請求項6に記載の積層誘電体構造。 8.前記積層誘電体構造は、 (a) 酸化物により被覆される金属相互接続部を形成するために、前記第1 の金属相互接続層(12)のすべての露出した金属表面と露出した半導体(10 )表面とを被覆する、第1の、プラズマ強化の、化学的に気相成長させられる酸 化物層(16)と、 (b) 前記金属相互接続部(12)間の空間を部分的に充填し、露出した、 前記酸化物により被覆される金属相互接続部(12)の頂部を残す、有機塗布ガ ラス材料(18)と、 (c) 前記酸化物により被覆される金属相互接続部(12)の前記頂部上と 前記有機塗布ガラス層(18)上とにおける、第2の、プラズマ強化の、化学的 に気相成長させられる層(20)と、 (d) 前記第2の、プラズマ強化の、化学的に気相成長させられる酸化物層 (20)を被覆する、第1の無機塗布ガラス層(22)と、 (e) 前記第1の無機塗布ガラス層(22)を被覆する、第3の、プラズマ 強化の、化学的に気相成長させられる酸化物層(24)と、 (f) 前記第3の、プラズマ強化の、化学的に気相成長させられる層(24 )を被覆する、平坦な第2の無機塗布ガラス層(26)と、 (g) 前記第2の無機塗布ガラス層(26)の上の、金属相互接続部(28 )の前記第2の層とを含む、請求項1に記載の積層誘電体構造。 9.請求項1の前記半導体装置において金属相互接続部(12)の前記第1の層 間においてキャパシタンスを低減するためのプロセスであって、金属相互接続部 (12)の前記第1の層は、互いからと、前記誘電体材料によって、金属相互接 続部(12)の前記第1の層への接触をなすための金属相互接続部(28)の前 記第2の、上に載る層とから分離され、前記プロセスは、 (a) 金属相互接続部の前記第1の層において金属相互接続部(12)間の 間隙を充填する前記有機塗布ガラス材料の前記層(18)を形成するステップと 、 (b) 前記有機塗布ガラス層(18)上に、前記化学的に気相成長させられ る酸化物の前記層(20)を形成す るステップと、 (c) 金属相互接続部(28)の前記第2の層を支持するよう平坦化を与え るために、前記化学的に気相成長させられる酸化物(20)上に前記無機塗布ガ ラス材料の前記層(26)を形成するステップとを含む、請求項1の前記半導体 装置の金属相互接続部(12)の前記第1の層間のキャパシタンスを低減するた めのプロセス。 10.(a) 酸化物により被覆される金属相互接続部(12)を形成するため に、前記第1の金属相互接続層(12)のすべての露出した金属表面と露出した 半導体(10)表面との上に、前記第1の、プラズマ強化の、化学的に気相成長 させられる酸化物層(16)を形成するステップと、 (b) 金属相互接続部(12)の前記第1の層間の空間を部分的に充填し、 かつ、露出する、前記酸化物により被覆される金属相互接続部(12)の頂部を 残す有機塗布ガラス材料(18)を形成するステップと、 (c) 前記酸化物により被覆される金属相互接続部(12)の前記頂部上と 前記有機塗布ガラス層(18)上とに、第2の、プラズマ強化の、化学的に気相 成長させられる層(20)を形成するステップと、 (d) 前記第2の、プラズマ強化の、化学的に気相成長させられる酸化物層 (20)上に、第1の無機塗布ガラス層(22)を形成するステップと、 (e) 前記第1の無機塗布ガラス層(22)上に、第3の、プラズマ強化の 、化学的に気相成長させられる酸化物層(24)を形成するステップと、 (f) 前記第3の、プラズマ強化の、化学的に気相成長させられる層(24 )上に、第2の平坦化される無機塗布ガラス層(26)を形成するステップと、 (g) 前記第2の無機塗布ガラス層(26)の上に金属相互接続部(28) の前記第2の層を形成するステップとを含む、請求項9に記載のプロセス。
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/330,871 US5534731A (en) | 1994-10-28 | 1994-10-28 | Layered low dielectric constant technology |
| US08/330,871 | 1994-10-28 | ||
| PCT/US1995/012594 WO1996013856A1 (en) | 1994-10-28 | 1995-09-29 | Layered low dielectric constant technology |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH09507617A true JPH09507617A (ja) | 1997-07-29 |
Family
ID=23291661
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8514582A Ceased JPH09507617A (ja) | 1994-10-28 | 1995-09-29 | 積層低誘電率技術 |
Country Status (8)
| Country | Link |
|---|---|
| US (2) | US5534731A (ja) |
| EP (1) | EP0737362B1 (ja) |
| JP (1) | JPH09507617A (ja) |
| KR (1) | KR100392900B1 (ja) |
| AT (1) | ATE187015T1 (ja) |
| DE (1) | DE69513501T2 (ja) |
| TW (1) | TW260824B (ja) |
| WO (1) | WO1996013856A1 (ja) |
Families Citing this family (67)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3214186B2 (ja) * | 1993-10-07 | 2001-10-02 | 三菱電機株式会社 | 半導体装置の製造方法 |
| US5435888A (en) * | 1993-12-06 | 1995-07-25 | Sgs-Thomson Microelectronics, Inc. | Enhanced planarization technique for an integrated circuit |
| US5395785A (en) * | 1993-12-17 | 1995-03-07 | Sgs-Thomson Microelectronics, Inc. | SRAM cell fabrication with interlevel dielectric planarization |
| GB9412178D0 (en) * | 1994-06-17 | 1994-08-10 | Dow Corning Sa | Foam control agent |
| US5889330A (en) * | 1995-03-10 | 1999-03-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device whose flattening resin film component has a controlled carbon atom content |
| US5955786A (en) * | 1995-06-07 | 1999-09-21 | Advanced Micro Devices, Inc. | Semiconductor device using uniform nonconformal deposition for forming low dielectric constant insulation between certain conductive lines |
| US5599745A (en) * | 1995-06-07 | 1997-02-04 | Micron Technology, Inc. | Method to provide a void between adjacent conducting lines in a semiconductor device |
| US5814186A (en) * | 1995-08-28 | 1998-09-29 | Advanced Micro Devices, Inc. | SOG etchant gas and method for using same |
| US5900668A (en) * | 1995-11-30 | 1999-05-04 | Advanced Micro Devices, Inc. | Low capacitance interconnection |
| US5849640A (en) * | 1996-04-01 | 1998-12-15 | Vanguard International Semiconductor Corporation | In-situ SOG etchback and deposition for IMD process |
| US6429120B1 (en) | 2000-01-18 | 2002-08-06 | Micron Technology, Inc. | Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals |
| US5923074A (en) * | 1996-12-03 | 1999-07-13 | Texas Instruments Incorporated | Low capacitance interconnect structure for integrated circuits using decomposed polymers |
| TW571373B (en) * | 1996-12-04 | 2004-01-11 | Seiko Epson Corp | Semiconductor device, circuit substrate, and electronic machine |
| US5691247A (en) * | 1996-12-19 | 1997-11-25 | Tower Semiconductor Ltd. | Method for depositing a flow fill layer on an integrated circuit wafer |
| CN1252810C (zh) * | 1997-01-21 | 2006-04-19 | B·F·谷德里奇公司 | 用于超低电容互连的有空气隙的半导体装置的制造 |
| US5963837A (en) * | 1997-04-30 | 1999-10-05 | Siemens Aktiengesellschaft | Method of planarizing the semiconductor structure |
| JPH10321631A (ja) * | 1997-05-19 | 1998-12-04 | Oki Electric Ind Co Ltd | 半導体装置およびその製造方法 |
| US6048803A (en) * | 1997-08-19 | 2000-04-11 | Advanced Microdevices, Inc. | Method of fabricating a semiconductor device having fluorine bearing oxide between conductive lines |
| US5962067A (en) | 1997-09-09 | 1999-10-05 | Lucent Technologies Inc. | Method for coating an article with a ladder siloxane polymer and coated article |
| US5866945A (en) * | 1997-10-16 | 1999-02-02 | Advanced Micro Devices | Borderless vias with HSQ gap filled patterned metal layers |
| US6083850A (en) * | 1997-12-18 | 2000-07-04 | Advanced Micro Devices, Inc. | HSQ dielectric interlayer |
| US6162743A (en) * | 1998-02-10 | 2000-12-19 | Chu; Cheng-Jye | Low dielectric constant film and method thereof |
| US6376359B1 (en) * | 1998-03-18 | 2002-04-23 | United Microelectronics Corp. | Method of manufacturing metallic interconnect |
| US6396145B1 (en) * | 1998-06-12 | 2002-05-28 | Hitachi, Ltd. | Semiconductor device and method for manufacturing the same technical field |
| US6080676A (en) * | 1998-09-17 | 2000-06-27 | Advanced Micro Devices, Inc. | Device and method for etching spacers formed upon an integrated circuit gate conductor |
| US6281132B1 (en) | 1998-10-06 | 2001-08-28 | Advanced Micro Devices, Inc. | Device and method for etching nitride spacers formed upon an integrated circuit gate conductor |
| US6444564B1 (en) | 1998-11-23 | 2002-09-03 | Advanced Micro Devices, Inc. | Method and product for improved use of low k dielectric material among integrated circuit interconnect structures |
| US6770975B2 (en) * | 1999-06-09 | 2004-08-03 | Alliedsignal Inc. | Integrated circuits with multiple low dielectric-constant inter-metal dielectrics |
| JP2001044191A (ja) * | 1999-07-27 | 2001-02-16 | Sony Corp | 積層絶縁膜とその製造方法および半導体装置とその製造方法 |
| GB2358733A (en) * | 1999-08-30 | 2001-08-01 | Lucent Technologies Inc | Integrated circuit with multi-layer dielectric having reduced capacitance |
| GB2358734A (en) * | 1999-08-30 | 2001-08-01 | Lucent Technologies Inc | Process for fabricating integrated circuit with multi-layer dielectric having reduced capacitance |
| US6710446B2 (en) * | 1999-12-30 | 2004-03-23 | Renesas Technology Corporation | Semiconductor device comprising stress relaxation layers and method for manufacturing the same |
| US6391781B1 (en) * | 2000-01-06 | 2002-05-21 | Oki Electric Industry Co., Ltd. | Method of making a semiconductor device |
| US7211512B1 (en) | 2000-01-18 | 2007-05-01 | Micron Technology, Inc. | Selective electroless-plated copper metallization |
| US7262130B1 (en) | 2000-01-18 | 2007-08-28 | Micron Technology, Inc. | Methods for making integrated-circuit wiring from copper, silver, gold, and other metals |
| US6420262B1 (en) | 2000-01-18 | 2002-07-16 | Micron Technology, Inc. | Structures and methods to enhance copper metallization |
| JP2001284450A (ja) * | 2000-04-03 | 2001-10-12 | Mitsubishi Electric Corp | 半導体装置の製造方法及び半導体装置 |
| US6423629B1 (en) * | 2000-05-31 | 2002-07-23 | Kie Y. Ahn | Multilevel copper interconnects with low-k dielectrics and air gaps |
| US6891237B1 (en) * | 2000-06-27 | 2005-05-10 | Lucent Technologies Inc. | Organic semiconductor device having an active dielectric layer comprising silsesquioxanes |
| US6794705B2 (en) * | 2000-12-28 | 2004-09-21 | Infineon Technologies Ag | Multi-layer Pt electrode for DRAM and FRAM with high K dielectric materials |
| DE10146146B4 (de) * | 2001-09-19 | 2004-02-05 | Infineon Technologies Ag | Verfahren zur elektrischen Isolation nebeneinander liegender metallischer Leiterbahnen und Halbleiterbauelement mit voneinander isolierten metallischen Leiterbahnen |
| US7208426B2 (en) * | 2001-11-13 | 2007-04-24 | Chartered Semiconductors Manufacturing Limited | Preventing plasma induced damage resulting from high density plasma deposition |
| US7001389B1 (en) | 2002-07-05 | 2006-02-21 | Navarro Richard R | Fixed and variable locking fixation assembly |
| US6927180B2 (en) * | 2002-11-27 | 2005-08-09 | Intel Corporation | Reducing line to line capacitance using oriented dielectric films |
| US7060554B2 (en) * | 2003-07-11 | 2006-06-13 | Advanced Micro Devices, Inc. | PECVD silicon-rich oxide layer for reduced UV charging |
| US7033897B2 (en) * | 2003-10-23 | 2006-04-25 | Texas Instruments Incorporated | Encapsulated spacer with low dielectric constant material to reduce the parasitic capacitance between gate and drain in CMOS technology |
| US7582555B1 (en) * | 2005-12-29 | 2009-09-01 | Novellus Systems, Inc. | CVD flowable gap fill |
| US9257302B1 (en) | 2004-03-25 | 2016-02-09 | Novellus Systems, Inc. | CVD flowable gap fill |
| US7524735B1 (en) | 2004-03-25 | 2009-04-28 | Novellus Systems, Inc | Flowable film dielectric gap fill process |
| EP1756858A1 (en) * | 2004-06-08 | 2007-02-28 | Koninklijke Philips Electronics N.V. | Reduction of cracking in low-k spin-on-dielectric films |
| TW200605220A (en) * | 2004-06-21 | 2006-02-01 | Hitachi Chemical Co Ltd | Organic siloxane film, semiconductor device using same, flat panel display and raw material liquid |
| US7285474B2 (en) * | 2004-09-16 | 2007-10-23 | International Business Machines Corporation | Air-gap insulated interconnections |
| KR100713985B1 (ko) * | 2005-05-16 | 2007-05-04 | 삼성에스디아이 주식회사 | 박막트랜지스터 및 박막트랜지스터 제조방법 |
| JP2007273494A (ja) * | 2006-03-30 | 2007-10-18 | Fujitsu Ltd | 絶縁膜形成用組成物及び半導体装置の製造方法 |
| US9245739B2 (en) | 2006-11-01 | 2016-01-26 | Lam Research Corporation | Low-K oxide deposition by hydrolysis and condensation |
| US7927990B2 (en) * | 2007-06-29 | 2011-04-19 | Sandisk Corporation | Forming complimentary metal features using conformal insulator layer |
| US8557712B1 (en) | 2008-12-15 | 2013-10-15 | Novellus Systems, Inc. | PECVD flowable dielectric gap fill |
| US8278224B1 (en) | 2009-09-24 | 2012-10-02 | Novellus Systems, Inc. | Flowable oxide deposition using rapid delivery of process gases |
| WO2011072143A2 (en) * | 2009-12-09 | 2011-06-16 | Novellus Systems, Inc. | Novel gap fill integration |
| US8685867B1 (en) | 2010-12-09 | 2014-04-01 | Novellus Systems, Inc. | Premetal dielectric integration process |
| US9719169B2 (en) | 2010-12-20 | 2017-08-01 | Novellus Systems, Inc. | System and apparatus for flowable deposition in semiconductor fabrication |
| US8846536B2 (en) | 2012-03-05 | 2014-09-30 | Novellus Systems, Inc. | Flowable oxide film with tunable wet etch rate |
| US9847222B2 (en) | 2013-10-25 | 2017-12-19 | Lam Research Corporation | Treatment for flowable dielectric deposition on substrate surfaces |
| US10049921B2 (en) | 2014-08-20 | 2018-08-14 | Lam Research Corporation | Method for selectively sealing ultra low-k porous dielectric layer using flowable dielectric film formed from vapor phase dielectric precursor |
| US9916977B2 (en) | 2015-11-16 | 2018-03-13 | Lam Research Corporation | Low k dielectric deposition via UV driven photopolymerization |
| US10388546B2 (en) | 2015-11-16 | 2019-08-20 | Lam Research Corporation | Apparatus for UV flowable dielectric |
| WO2020214732A1 (en) | 2019-04-19 | 2020-10-22 | Lam Research Corporation | Rapid flush purging during atomic layer deposition |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4185294A (en) * | 1975-12-10 | 1980-01-22 | Tokyo Shibaura Electric Co., Ltd. | Semiconductor device and a method for manufacturing the same |
| US4939559A (en) * | 1981-12-14 | 1990-07-03 | International Business Machines Corporation | Dual electron injector structures using a conductive oxide between injectors |
| US4676867A (en) * | 1986-06-06 | 1987-06-30 | Rockwell International Corporation | Planarization process for double metal MOS using spin-on glass as a sacrificial layer |
| US5081516A (en) * | 1987-12-02 | 1992-01-14 | Advanced Micro Devices, Inc. | Self-aligned, planarized contacts for semiconductor devices |
| JPH02502414A (ja) * | 1987-12-02 | 1990-08-02 | アドバンスト・マイクロ・ディバイシズ・インコーポレーテッド | 半導体素子のための自己整列した相互接続 |
| US5057902A (en) * | 1987-12-02 | 1991-10-15 | Advanced Micro Devices, Inc. | Self-aligned semiconductor devices |
| US5028555A (en) * | 1987-12-02 | 1991-07-02 | Advanced Micro Devices, Inc. | Self-aligned semiconductor devices |
| US4977108A (en) * | 1987-12-02 | 1990-12-11 | Advanced Micro Devices, Inc. | Method of making self-aligned, planarized contacts for semiconductor devices |
| US5055427A (en) * | 1987-12-02 | 1991-10-08 | Advanced Micro Devices, Inc. | Process of forming self-aligned interconnects for semiconductor devices |
| JPH03196663A (ja) * | 1989-12-26 | 1991-08-28 | Fujitsu Ltd | 半導体装置の製造方法 |
| US5250468A (en) * | 1990-02-05 | 1993-10-05 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing semiconductor device including interlaying insulating film |
| US5057897A (en) * | 1990-03-05 | 1991-10-15 | Vlsi Technology, Inc. | Charge neutralization using silicon-enriched oxide layer |
| US5374833A (en) * | 1990-03-05 | 1994-12-20 | Vlsi Technology, Inc. | Structure for suppression of field inversion caused by charge build-up in the dielectric |
| US5043789A (en) * | 1990-03-15 | 1991-08-27 | International Business Machines Corporation | Planarizing silsesquioxane copolymer coating |
| JPH0529481A (ja) * | 1991-07-25 | 1993-02-05 | Nec Corp | 半導体装置 |
| CA2056456C (en) * | 1991-08-14 | 2001-05-08 | Luc Ouellet | High performance passivation for semiconductor devices |
| US5393702A (en) * | 1993-07-06 | 1995-02-28 | United Microelectronics Corporation | Via sidewall SOG nitridation for via filling |
| US5441765A (en) * | 1993-09-22 | 1995-08-15 | Dow Corning Corporation | Method of forming Si-O containing coatings |
| US5435888A (en) * | 1993-12-06 | 1995-07-25 | Sgs-Thomson Microelectronics, Inc. | Enhanced planarization technique for an integrated circuit |
| US5407860A (en) * | 1994-05-27 | 1995-04-18 | Texas Instruments Incorporated | Method of forming air gap dielectric spaces between semiconductor leads |
-
1994
- 1994-10-28 US US08/330,871 patent/US5534731A/en not_active Expired - Lifetime
-
1995
- 1995-04-01 TW TW084103211A patent/TW260824B/zh active
- 1995-06-02 US US08/459,957 patent/US5693566A/en not_active Expired - Lifetime
- 1995-09-29 JP JP8514582A patent/JPH09507617A/ja not_active Ceased
- 1995-09-29 KR KR1019960703518A patent/KR100392900B1/ko not_active Expired - Lifetime
- 1995-09-29 WO PCT/US1995/012594 patent/WO1996013856A1/en not_active Ceased
- 1995-09-29 AT AT95935248T patent/ATE187015T1/de not_active IP Right Cessation
- 1995-09-29 DE DE69513501T patent/DE69513501T2/de not_active Expired - Fee Related
- 1995-09-29 EP EP95935248A patent/EP0737362B1/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| WO1996013856A1 (en) | 1996-05-09 |
| TW260824B (en) | 1995-10-21 |
| DE69513501T2 (de) | 2000-06-29 |
| EP0737362B1 (en) | 1999-11-24 |
| DE69513501D1 (de) | 1999-12-30 |
| ATE187015T1 (de) | 1999-12-15 |
| KR100392900B1 (ko) | 2003-11-17 |
| EP0737362A1 (en) | 1996-10-16 |
| US5693566A (en) | 1997-12-02 |
| KR970700375A (ko) | 1997-01-08 |
| US5534731A (en) | 1996-07-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH09507617A (ja) | 積層低誘電率技術 | |
| US6624053B2 (en) | Damascene-type interconnection structure and its production process | |
| US5828121A (en) | Multi-level conduction structure for VLSI circuits | |
| JP4084513B2 (ja) | デュアルダマシン(dualdamascene)の製造方法 | |
| JP2973905B2 (ja) | 半導体装置の製造方法 | |
| CN115295530B (zh) | 一种半导体结构及其制作方法 | |
| JPH09172071A (ja) | 半導体装置の製造方法 | |
| US6495448B1 (en) | Dual damascene process | |
| JPH10223760A (ja) | アルミニウム相互接続のプラズマ処理による空気ギャップ形成の方法 | |
| JP2009514186A (ja) | ライン及びビア導体のための異なる材料を有するデュアル・ダマシン相互接続構造体 | |
| US6228770B1 (en) | Method to form self-sealing air gaps between metal interconnects | |
| US6440838B1 (en) | Dual damascene structure employing laminated intermediate etch stop layer | |
| JPH09120963A (ja) | 半導体デバイス用の平坦化最終パッシベーション | |
| US6424038B1 (en) | Low dielectric constant microelectronic conductor structure with enhanced adhesion and attenuated electrical leakage | |
| EP0790645A2 (en) | Intermetal dielectric planarization | |
| JP3525788B2 (ja) | 半導体装置の製造方法 | |
| US6133628A (en) | Metal layer interconnects with improved performance characteristics | |
| JPH10116904A (ja) | 半導体装置の製造方法 | |
| US7250364B2 (en) | Semiconductor devices with composite etch stop layers and methods of fabrication thereof | |
| JPH10335461A (ja) | 半導体装置及び半導体装置の製造方法 | |
| KR100840880B1 (ko) | 반도체 장치 및 그 제조 방법 | |
| TW413917B (en) | Semiconductor device and method of manufacturing the same | |
| CN1229268A (zh) | 金属层间介电层及其制造方法 | |
| JP2000306999A (ja) | 半導体装置およびその製造方法 | |
| JP4006720B2 (ja) | 半導体装置及びその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A313 | Final decision of rejection without a dissenting response from the applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A313 Effective date: 20040628 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20040727 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060307 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20060606 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20060724 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060905 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070424 |