JPS5724098A - Fault detecting system of buffer memory control circuit - Google Patents

Fault detecting system of buffer memory control circuit

Info

Publication number
JPS5724098A
JPS5724098A JP9773580A JP9773580A JPS5724098A JP S5724098 A JPS5724098 A JP S5724098A JP 9773580 A JP9773580 A JP 9773580A JP 9773580 A JP9773580 A JP 9773580A JP S5724098 A JPS5724098 A JP S5724098A
Authority
JP
Japan
Prior art keywords
coincidence
address
buffer memory
access request
reserve
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9773580A
Other languages
Japanese (ja)
Other versions
JPS6044707B2 (en
Inventor
Takeshi Shimamori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55097735A priority Critical patent/JPS6044707B2/en
Publication of JPS5724098A publication Critical patent/JPS5724098A/en
Publication of JPS6044707B2 publication Critical patent/JPS6044707B2/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To simply check the state that cannot arise in the normal state to ensure a normal process of data, by detecting the set address of an access request to a buffer memory in both the reserve mode and the release mode. CONSTITUTION:Registers 9-0-9-n hold during the reserve period the set address of an access request to a buffer memory. Comparators 10-0-10-n compare the set addresses with each other. Then a new access request is discontinued or restarted when a coincidence is obtained between a held address and a new access request address. In addition, the following units are provided: a circuit 11 that detects that the coincidence number of the set address is 2; a circuit 12 that detects that no coincidence exists at all; a reserve mode signal gate 14; and a release mode signal gate 15. Then a coincidence among plural set addresses is detected in the reserve mode; and a coincidence of plural set addresses or a perfect dissidence of the set addresses can be detected in the release mode respectively.
JP55097735A 1980-07-17 1980-07-17 Fault detection method for buffer memory control circuit Expired JPS6044707B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55097735A JPS6044707B2 (en) 1980-07-17 1980-07-17 Fault detection method for buffer memory control circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55097735A JPS6044707B2 (en) 1980-07-17 1980-07-17 Fault detection method for buffer memory control circuit

Publications (2)

Publication Number Publication Date
JPS5724098A true JPS5724098A (en) 1982-02-08
JPS6044707B2 JPS6044707B2 (en) 1985-10-04

Family

ID=14200146

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55097735A Expired JPS6044707B2 (en) 1980-07-17 1980-07-17 Fault detection method for buffer memory control circuit

Country Status (1)

Country Link
JP (1) JPS6044707B2 (en)

Also Published As

Publication number Publication date
JPS6044707B2 (en) 1985-10-04

Similar Documents

Publication Publication Date Title
BR9808806A (en) Process of loading software into a telecommunication system, and, telecommunication system
JPS5724098A (en) Fault detecting system of buffer memory control circuit
JPS55108027A (en) Processor system
JPS5464944A (en) Buffer invalidating system for multi-cpu system
JPS559228A (en) Memory request control system
JPS556674A (en) Program interruption system
JPS5727500A (en) Memory capacity detecting system
JPS56110165A (en) Information processing equipment
JPS5480050A (en) Data processor
JPS57109058A (en) Step system of microcomputer
JPS647144A (en) Cache memory control system
JPS5622281A (en) Buffer memory control system
JPS5724088A (en) Buffer memory control system
JPS5448129A (en) Information processor
JPS5718099A (en) Memory protection system
JPS6421564A (en) Test system for multiprocessor system
JPS5462735A (en) Memory control system
JPS5651097A (en) Main storage control device
JPS6428736A (en) Data error processing system for processing unit of common bus system
JPS5724085A (en) Information process system
JPS55150048A (en) Information processor
JPS6426940A (en) Maintenance test system for shared device
JPS6438834A (en) Information processor
JPS6481031A (en) Data control system
JPS6437634A (en) Address comparing system