JPS5748241A - Bonding method for chip - Google Patents

Bonding method for chip

Info

Publication number
JPS5748241A
JPS5748241A JP55124182A JP12418280A JPS5748241A JP S5748241 A JPS5748241 A JP S5748241A JP 55124182 A JP55124182 A JP 55124182A JP 12418280 A JP12418280 A JP 12418280A JP S5748241 A JPS5748241 A JP S5748241A
Authority
JP
Japan
Prior art keywords
chip
collet
band
package
band surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55124182A
Other languages
English (en)
Japanese (ja)
Other versions
JPS636141B2 (da
Inventor
Tsuyoshi Aoki
Junichi Yano
Takehisa Sugawara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55124182A priority Critical patent/JPS5748241A/ja
Publication of JPS5748241A publication Critical patent/JPS5748241A/ja
Publication of JPS636141B2 publication Critical patent/JPS636141B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/04—Apparatus for manufacture or treatment
    • H10P72/0446—Apparatus for mounting on conductive members, e.g. leadframes or conductors on insulating substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/50—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for positioning, orientation or alignment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/0711—Apparatus therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H10W72/07351—Connecting or disconnecting of die-attach connectors characterised by changes in properties of the die-attach connectors during connecting
    • H10W72/07352—Connecting or disconnecting of die-attach connectors characterised by changes in properties of the die-attach connectors during connecting changes in structures or sizes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/321—Structures or relative sizes of die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Die Bonding (AREA)
JP55124182A 1980-09-08 1980-09-08 Bonding method for chip Granted JPS5748241A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55124182A JPS5748241A (en) 1980-09-08 1980-09-08 Bonding method for chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55124182A JPS5748241A (en) 1980-09-08 1980-09-08 Bonding method for chip

Publications (2)

Publication Number Publication Date
JPS5748241A true JPS5748241A (en) 1982-03-19
JPS636141B2 JPS636141B2 (da) 1988-02-08

Family

ID=14879001

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55124182A Granted JPS5748241A (en) 1980-09-08 1980-09-08 Bonding method for chip

Country Status (1)

Country Link
JP (1) JPS5748241A (da)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000294573A (ja) * 1999-04-07 2000-10-20 Casio Comput Co Ltd ボンディング装置
US6750431B2 (en) * 2002-07-24 2004-06-15 Hakko Corporation Electric component removing device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000294573A (ja) * 1999-04-07 2000-10-20 Casio Comput Co Ltd ボンディング装置
US6750431B2 (en) * 2002-07-24 2004-06-15 Hakko Corporation Electric component removing device

Also Published As

Publication number Publication date
JPS636141B2 (da) 1988-02-08

Similar Documents

Publication Publication Date Title
JPS5748241A (en) Bonding method for chip
JPS57210641A (en) Supporting structure for wafer
JPS5583239A (en) Mounting tip element
JPS5640267A (en) Pretinning method for flat lead
JPS5360572A (en) Ultrasonic wire bonding device
JPS5426597A (en) Machining device of doughnut-like disc
JPS5358764A (en) Bonding method of flip chip
JPS5321570A (en) Bonding method of semiconductor substrates
JPS56167350A (en) Manufacture of integrated circuit
JPS56148842A (en) Dividing method for semiconductor wafer
JPS5568646A (en) Clamper for ultrasonic bonding
JPS55121655A (en) Manufacture of semiconductor device
JPS5634122A (en) Manufacture for thin film magnetic head
JPS5513986A (en) Ic mounting structure
JPS5410670A (en) Bonding method of semiconductor chips
JPS5752145A (en) Exchanging method for ic chip
JPS5553438A (en) Treatment of semiconductor substrate
JPS5413264A (en) Bonding method of semiconductor chip
JPS5427364A (en) Metal wire bonding method for semiconductor device
JPS6450538A (en) Manufacture of semiconductor device
JPS57118654A (en) Circuit substrate
JPS6476728A (en) Method of securing semiconductor element
JPS55145352A (en) Fabricating method of semiconductor chip
JPS5395577A (en) Integrated circuit device
JPS5339868A (en) Packaging method of semiconductor device