JPS58115534A - 通信制御装置 - Google Patents
通信制御装置Info
- Publication number
- JPS58115534A JPS58115534A JP56213481A JP21348181A JPS58115534A JP S58115534 A JPS58115534 A JP S58115534A JP 56213481 A JP56213481 A JP 56213481A JP 21348181 A JP21348181 A JP 21348181A JP S58115534 A JPS58115534 A JP S58115534A
- Authority
- JP
- Japan
- Prior art keywords
- address
- register
- communication control
- pcd
- registers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56213481A JPS58115534A (ja) | 1981-12-29 | 1981-12-29 | 通信制御装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56213481A JPS58115534A (ja) | 1981-12-29 | 1981-12-29 | 通信制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58115534A true JPS58115534A (ja) | 1983-07-09 |
| JPS6259343B2 JPS6259343B2 (2) | 1987-12-10 |
Family
ID=16639908
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56213481A Granted JPS58115534A (ja) | 1981-12-29 | 1981-12-29 | 通信制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58115534A (2) |
-
1981
- 1981-12-29 JP JP56213481A patent/JPS58115534A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6259343B2 (2) | 1987-12-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4163280A (en) | Address management system | |
| US5187792A (en) | Method and apparatus for selectively reclaiming a portion of RAM in a personal computer system | |
| US4819232A (en) | Fault-tolerant multiprocessor arrangement | |
| JPH09330151A (ja) | カード | |
| WO1997048047A1 (en) | Improved non-volatile and volatile cache providing data integrity | |
| JPH0232659B2 (2) | ||
| EP0139254A2 (en) | Apparatus and method for direct memory to peripheral and peripheral to memory data transfer | |
| JPS6113629B2 (2) | ||
| JPS58115534A (ja) | 通信制御装置 | |
| US4814977A (en) | Apparatus and method for direct memory to peripheral and peripheral to memory data transfers | |
| JPH05197619A (ja) | マルチcpu用メモリ制御回路 | |
| JPS6319058A (ja) | メモリ装置 | |
| JP2600376B2 (ja) | メモリ制御装置 | |
| JPH10307762A (ja) | メモリ初期化制御方式 | |
| JPS61117635A (ja) | 仮想記憶制御方式 | |
| JPH01318127A (ja) | メモリ・バンクの切換方式 | |
| JPS6126701B2 (2) | ||
| JP3001464B2 (ja) | マイクロプロセッサ装置 | |
| JPS6126699B2 (2) | ||
| JPS61248152A (ja) | プロシ−ジヤ切替制御方式 | |
| JPS62256039A (ja) | マイクロプログラム制御装置 | |
| JPH0827758B2 (ja) | メモリ・システム | |
| JPS61190648A (ja) | メモリ間のデ−タ転送制御回路 | |
| JPH0477831A (ja) | レジスタ退避装置 | |
| JPH0782463B2 (ja) | 通信制御装置 |