JPS58155456A - 情報処理装置 - Google Patents

情報処理装置

Info

Publication number
JPS58155456A
JPS58155456A JP57038016A JP3801682A JPS58155456A JP S58155456 A JPS58155456 A JP S58155456A JP 57038016 A JP57038016 A JP 57038016A JP 3801682 A JP3801682 A JP 3801682A JP S58155456 A JPS58155456 A JP S58155456A
Authority
JP
Japan
Prior art keywords
value
register
quotient
division
divisor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57038016A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0368414B2 (fr
Inventor
Hozumi Hamada
浜田　穂積
Hiroaki Nakanishi
宏明 中西
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57038016A priority Critical patent/JPS58155456A/ja
Publication of JPS58155456A publication Critical patent/JPS58155456A/ja
Publication of JPH0368414B2 publication Critical patent/JPH0368414B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
JP57038016A 1982-03-12 1982-03-12 情報処理装置 Granted JPS58155456A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57038016A JPS58155456A (ja) 1982-03-12 1982-03-12 情報処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57038016A JPS58155456A (ja) 1982-03-12 1982-03-12 情報処理装置

Publications (2)

Publication Number Publication Date
JPS58155456A true JPS58155456A (ja) 1983-09-16
JPH0368414B2 JPH0368414B2 (fr) 1991-10-28

Family

ID=12513773

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57038016A Granted JPS58155456A (ja) 1982-03-12 1982-03-12 情報処理装置

Country Status (1)

Country Link
JP (1) JPS58155456A (fr)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4846237A (fr) * 1971-10-13 1973-07-02
JPS5010933A (fr) * 1973-05-28 1975-02-04

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4846237A (fr) * 1971-10-13 1973-07-02
JPS5010933A (fr) * 1973-05-28 1975-02-04

Also Published As

Publication number Publication date
JPH0368414B2 (fr) 1991-10-28

Similar Documents

Publication Publication Date Title
EP0149248A2 (fr) Méthode et dispositif à division utilisant une approximation à interpolation
US10489153B2 (en) Stochastic rounding floating-point add instruction using entropy from a register
JP3418460B2 (ja) 倍精度除算回路および方法
JP3845009B2 (ja) 積和演算装置、及び積和演算方法
CN111124361A (zh) 算术处理装置及其控制方法
US4594680A (en) Apparatus for performing quadratic convergence division in a large data processing system
US5260889A (en) Computation of sticky-bit in parallel with partial products in a floating point multiplier unit
JPH05250146A (ja) 整数累乗処理を行なうための回路及び方法
US5278782A (en) Square root operation device
EP0366155A2 (fr) Unité arithmétique à fonction logarithmique comprenant des moyens pour le traitement séparé de pseudo-division et pseudo-multiplication
US6598065B1 (en) Method for achieving correctly rounded quotients in algorithms based on fused multiply-accumulate without requiring the intermediate calculation of a correctly rounded reciprocal
EP0377992A2 (fr) Méthode et dispositif de division à virgule flottante
US5377134A (en) Leading constant eliminator for extended precision in pipelined division
Ashenhurst The Maniac III arithmetic system
JPS58155456A (ja) 情報処理装置
JPS6120134A (ja) 平方根計算装置
JPH0831024B2 (ja) 演算プロセッサ
US20250208831A1 (en) Method and system for decimal floating-point computation
JPH0325809B2 (fr)
KR100974190B1 (ko) 부동 소수점을 이용한 복소수 곱셈방법
JP2761145B2 (ja) 開平演算装置
JP4428778B2 (ja) 演算装置及び演算方法並びに計算装置
JP3522387B2 (ja) パイプライン演算装置
JP3100868B2 (ja) 浮動小数点数のための算術演算装置
JPH05165605A (ja) 浮動小数点乗算器及び乗算方法