JPS58166725A - 積層被覆層の開口部形成方法 - Google Patents
積層被覆層の開口部形成方法Info
- Publication number
- JPS58166725A JPS58166725A JP57050348A JP5034882A JPS58166725A JP S58166725 A JPS58166725 A JP S58166725A JP 57050348 A JP57050348 A JP 57050348A JP 5034882 A JP5034882 A JP 5034882A JP S58166725 A JPS58166725 A JP S58166725A
- Authority
- JP
- Japan
- Prior art keywords
- film
- window
- coating layer
- layer
- photoresist film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Weting (AREA)
- Electrodes Of Semiconductors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57050348A JPS58166725A (ja) | 1982-03-29 | 1982-03-29 | 積層被覆層の開口部形成方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57050348A JPS58166725A (ja) | 1982-03-29 | 1982-03-29 | 積層被覆層の開口部形成方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58166725A true JPS58166725A (ja) | 1983-10-01 |
| JPS644662B2 JPS644662B2 (2) | 1989-01-26 |
Family
ID=12856403
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57050348A Granted JPS58166725A (ja) | 1982-03-29 | 1982-03-29 | 積層被覆層の開口部形成方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58166725A (2) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5830774A (en) * | 1996-06-24 | 1998-11-03 | Motorola, Inc. | Method for forming a metal pattern on a substrate |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4576382B2 (ja) | 2003-07-30 | 2010-11-04 | グラハム パッケージング カンパニー,エル ピー | 容器取扱システム及びプラスチック容器の処理方法 |
| CA2582696C (en) | 2004-09-30 | 2017-07-18 | Graham Packaging Company, L.P. | Pressure container with differential vacuum panels |
| US9707711B2 (en) | 2006-04-07 | 2017-07-18 | Graham Packaging Company, L.P. | Container having outwardly blown, invertible deep-set grips |
-
1982
- 1982-03-29 JP JP57050348A patent/JPS58166725A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5830774A (en) * | 1996-06-24 | 1998-11-03 | Motorola, Inc. | Method for forming a metal pattern on a substrate |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS644662B2 (2) | 1989-01-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH027544A (ja) | 柱の整合及び製造工程 | |
| JP2822430B2 (ja) | 層間絶縁膜の形成方法 | |
| JPS58166725A (ja) | 積層被覆層の開口部形成方法 | |
| JPH0237747A (ja) | 半導体装置の製造方法 | |
| JPH06310597A (ja) | 半導体装置 | |
| JPH0630352B2 (ja) | パタ−ン化層形成法 | |
| JPH0372653A (ja) | 半導体装置 | |
| JPS62281466A (ja) | 半導体装置 | |
| JPH04109654A (ja) | 半導体装置及びその製造方法 | |
| JP2659270B2 (ja) | 半導体装置の製造方法 | |
| JPS63155625A (ja) | 半導体集積回路装置 | |
| JPH03185750A (ja) | 半導体装置 | |
| KR0159787B1 (ko) | 3층 레지스트 패턴 형성방법 | |
| JPS61133647A (ja) | 半導体装置の製造方法 | |
| JPH031539A (ja) | 半導体装置の製造方法 | |
| JPS603136A (ja) | 配線形成方法 | |
| JPS6148942A (ja) | 半導体装置の電極形成方法 | |
| JPS6241419B2 (2) | ||
| JPH04171815A (ja) | 半導体装置のコンタクト孔の形成方法 | |
| JPS6242435A (ja) | 電極形成方法 | |
| JPS6046049A (ja) | 半導体装置の製造方法 | |
| JPH0393232A (ja) | 半導体装置 | |
| JPS61116869A (ja) | イメ−ジセンサの製造方法 | |
| JPH0531301B2 (2) | ||
| JPH02280316A (ja) | 集積回路のパターン形成方法 |