JPS58184753A - 複合半導体装置の製造方法 - Google Patents
複合半導体装置の製造方法Info
- Publication number
- JPS58184753A JPS58184753A JP57068412A JP6841282A JPS58184753A JP S58184753 A JPS58184753 A JP S58184753A JP 57068412 A JP57068412 A JP 57068412A JP 6841282 A JP6841282 A JP 6841282A JP S58184753 A JPS58184753 A JP S58184753A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor
- semiconductor device
- elements
- functional element
- functional
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
- H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/099—Connecting interconnections to insulating or insulated package substrates, interposers or redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/10—Configurations of laterally-adjacent chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/753—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between laterally-adjacent chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57068412A JPS58184753A (ja) | 1982-04-23 | 1982-04-23 | 複合半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57068412A JPS58184753A (ja) | 1982-04-23 | 1982-04-23 | 複合半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58184753A true JPS58184753A (ja) | 1983-10-28 |
| JPH0234465B2 JPH0234465B2 (2) | 1990-08-03 |
Family
ID=13372929
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57068412A Granted JPS58184753A (ja) | 1982-04-23 | 1982-04-23 | 複合半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58184753A (2) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6142943A (ja) * | 1984-08-06 | 1986-03-01 | Clarion Co Ltd | 複合半導体装置の製造方法 |
| JPS63120481A (ja) * | 1986-11-10 | 1988-05-24 | Matsushita Electric Ind Co Ltd | 薄膜ハイブリツドic |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56115553A (en) * | 1980-02-18 | 1981-09-10 | Fujitsu Ltd | Method of mounting integrated circuit |
| JPS5943826A (ja) * | 1982-09-04 | 1984-03-12 | Sumitomo Metal Ind Ltd | 高靭性電縫鋼管の製造方法 |
-
1982
- 1982-04-23 JP JP57068412A patent/JPS58184753A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56115553A (en) * | 1980-02-18 | 1981-09-10 | Fujitsu Ltd | Method of mounting integrated circuit |
| JPS5943826A (ja) * | 1982-09-04 | 1984-03-12 | Sumitomo Metal Ind Ltd | 高靭性電縫鋼管の製造方法 |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6142943A (ja) * | 1984-08-06 | 1986-03-01 | Clarion Co Ltd | 複合半導体装置の製造方法 |
| JPS63120481A (ja) * | 1986-11-10 | 1988-05-24 | Matsushita Electric Ind Co Ltd | 薄膜ハイブリツドic |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0234465B2 (2) | 1990-08-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3952404A (en) | Beam lead formation method | |
| JPH08288786A (ja) | 弾性表面波装置 | |
| US4843035A (en) | Method for connecting elements of a circuit device | |
| JPS58184753A (ja) | 複合半導体装置の製造方法 | |
| JPH04150512A (ja) | 表面弾性波素子 | |
| US3411048A (en) | Semiconductor integrated circuitry with improved isolation between active and passive elements | |
| JPS63146699A (ja) | 2次元アレイトランスデユ−サの製造方法 | |
| JPH0410649A (ja) | 3次元実装用半導体基板の製造方法 | |
| JPS63212299A (ja) | 超音波探触子とその製造方法 | |
| JPS5825254A (ja) | 半導体装置およびその製法 | |
| JPH025329B2 (2) | ||
| JPS6142943A (ja) | 複合半導体装置の製造方法 | |
| JPH0411440Y2 (2) | ||
| JPS6122660A (ja) | 半導体装置 | |
| JPH041560B2 (2) | ||
| JPS61194852A (ja) | 半導体装置 | |
| JPH04135400A (ja) | 超音波探触子 | |
| JPS58161354A (ja) | 半導体装置 | |
| JP2001244787A (ja) | 弾性表面波装置及びその製造方法 | |
| JPS6243170A (ja) | 高周波用半導体装置 | |
| JPS589414A (ja) | 弾性表面波すだれ状変換器の製造方法 | |
| JPH0511543U (ja) | 超音波遅延線モジユール | |
| JPS60251702A (ja) | 方向性結合器 | |
| JPS58186212A (ja) | 圧電振動子の封止構造 | |
| JPH04165796A (ja) | 平面スピーカ |