JPS60120456A - バス制御方式 - Google Patents

バス制御方式

Info

Publication number
JPS60120456A
JPS60120456A JP22767083A JP22767083A JPS60120456A JP S60120456 A JPS60120456 A JP S60120456A JP 22767083 A JP22767083 A JP 22767083A JP 22767083 A JP22767083 A JP 22767083A JP S60120456 A JPS60120456 A JP S60120456A
Authority
JP
Japan
Prior art keywords
signal
bus
channel
address
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP22767083A
Other languages
English (en)
Japanese (ja)
Other versions
JPS645340B2 (2
Inventor
Shigeru Hashimoto
繁 橋本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP22767083A priority Critical patent/JPS60120456A/ja
Publication of JPS60120456A publication Critical patent/JPS60120456A/ja
Publication of JPS645340B2 publication Critical patent/JPS645340B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling
    • G06F13/225—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
JP22767083A 1983-12-01 1983-12-01 バス制御方式 Granted JPS60120456A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22767083A JPS60120456A (ja) 1983-12-01 1983-12-01 バス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22767083A JPS60120456A (ja) 1983-12-01 1983-12-01 バス制御方式

Publications (2)

Publication Number Publication Date
JPS60120456A true JPS60120456A (ja) 1985-06-27
JPS645340B2 JPS645340B2 (2) 1989-01-30

Family

ID=16864487

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22767083A Granted JPS60120456A (ja) 1983-12-01 1983-12-01 バス制御方式

Country Status (1)

Country Link
JP (1) JPS60120456A (2)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5347738A (en) * 1976-10-13 1978-04-28 Nec Corp Detection circuit for process request
JPS5476034A (en) * 1977-11-30 1979-06-18 Fujitsu Ltd Bus data transfer system
JPS57106939A (en) * 1980-12-24 1982-07-03 Sanyo Electric Co Ltd Numeric information input equipment

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5347738A (en) * 1976-10-13 1978-04-28 Nec Corp Detection circuit for process request
JPS5476034A (en) * 1977-11-30 1979-06-18 Fujitsu Ltd Bus data transfer system
JPS57106939A (en) * 1980-12-24 1982-07-03 Sanyo Electric Co Ltd Numeric information input equipment

Also Published As

Publication number Publication date
JPS645340B2 (2) 1989-01-30

Similar Documents

Publication Publication Date Title
US4750111A (en) Computer system for processing analog and digital data
EP0288607B1 (en) Computer system having a multi-channel direct memory access arbitration
US4633392A (en) Self-configuring digital processor system with logical arbiter
US4562535A (en) Self-configuring digital processor system with global system
JPS5837585B2 (ja) ケイサンキソウチ
GB2091917A (en) Interconnection unit for multiple data processing systems
GB2148563A (en) Multiprocessor system
US4363096A (en) Arbitration controller providing for access of a common resource by a duplex plurality of central processing units
US5649209A (en) Bus coupling information processing system for multiple access to system bus
KR900001120B1 (ko) 우선도가 낮은 유니트를 우선도가 높은 위치에 위치시키기 위한 분배된 우선도 회로망 로직을 가진 데이타 처리 시스템
US4376975A (en) Arbitration controller providing for access of a common resource by a plurality of central processing units
US4180855A (en) Direct memory access expander unit for use with a microprocessor
JPS60120456A (ja) バス制御方式
CA1119274A (en) Communications processor
JPH0562384B2 (2)
KR950008228B1 (ko) 컴퓨터 시스템
JP2632049B2 (ja) マルチプロセッサシステム
KR100249523B1 (ko) 중앙 처리 장치와 입/출력 제어기들간의 통신을 위한 조정회로
JPS581811B2 (ja) ダイレクト・メモリ・アクセス制御方式
JPS60120455A (ja) バス線制御装置
JPH03228165A (ja) 優先順位判定装置
JPH04148262A (ja) 同報転送装置
JPH04264654A (ja) バス制御装置及び方法
JPH03144757A (ja) ネットワークシステムにおけるパケット通信方式
JPS6063654A (ja) 共通並列バス方式