JPS645340B2 - - Google Patents
Info
- Publication number
- JPS645340B2 JPS645340B2 JP22767083A JP22767083A JPS645340B2 JP S645340 B2 JPS645340 B2 JP S645340B2 JP 22767083 A JP22767083 A JP 22767083A JP 22767083 A JP22767083 A JP 22767083A JP S645340 B2 JPS645340 B2 JP S645340B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- address
- signal
- channel
- synchronous
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling
- G06F13/225—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling with priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22767083A JPS60120456A (ja) | 1983-12-01 | 1983-12-01 | バス制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22767083A JPS60120456A (ja) | 1983-12-01 | 1983-12-01 | バス制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60120456A JPS60120456A (ja) | 1985-06-27 |
| JPS645340B2 true JPS645340B2 (2) | 1989-01-30 |
Family
ID=16864487
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP22767083A Granted JPS60120456A (ja) | 1983-12-01 | 1983-12-01 | バス制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60120456A (2) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5347738A (en) * | 1976-10-13 | 1978-04-28 | Nec Corp | Detection circuit for process request |
| JPS5476034A (en) * | 1977-11-30 | 1979-06-18 | Fujitsu Ltd | Bus data transfer system |
| JPS57106939A (en) * | 1980-12-24 | 1982-07-03 | Sanyo Electric Co Ltd | Numeric information input equipment |
-
1983
- 1983-12-01 JP JP22767083A patent/JPS60120456A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60120456A (ja) | 1985-06-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4750111A (en) | Computer system for processing analog and digital data | |
| JPS5837585B2 (ja) | ケイサンキソウチ | |
| GB2091917A (en) | Interconnection unit for multiple data processing systems | |
| US5862375A (en) | System for effecting communications between a computing device and a plurality of peripheral devices | |
| GB2096369A (en) | Decentralized data processing system of modular construction | |
| JPS63175962A (ja) | 直接メモリアクセス制御装置とマルチマイクロコンピュータシステム内におけるデータ転送方法 | |
| JPS645340B2 (2) | ||
| CN115718710B (zh) | 一种多芯架构的数据和资源共享方法 | |
| JP2730189B2 (ja) | 分散型コントローラ | |
| JP3211264B2 (ja) | 外部バス制御方式 | |
| JP2742135B2 (ja) | バス調停装置 | |
| JP2632049B2 (ja) | マルチプロセッサシステム | |
| JP2705955B2 (ja) | 並列情報処理装置 | |
| JPH08180027A (ja) | 調停回路 | |
| JPH02178752A (ja) | システムバスのエクステンダ | |
| JP2860733B2 (ja) | バス接続装置 | |
| JPH0628052B2 (ja) | 共有メモリ制御方式 | |
| JPS581811B2 (ja) | ダイレクト・メモリ・アクセス制御方式 | |
| JPH07120329B2 (ja) | バス制御装置 | |
| JPH0236016B2 (2) | ||
| JPH0575140B2 (2) | ||
| JPS62127962A (ja) | マイクロコンピユ−タ | |
| JPH03160546A (ja) | バスコンバート方式のコンピュータシステム | |
| JPS6337418B2 (2) | ||
| JPH08212171A (ja) | マルチプロセッサシステムのバス転送方式 |