JPS60167029A - デ−タ処理装置 - Google Patents
デ−タ処理装置Info
- Publication number
- JPS60167029A JPS60167029A JP59208256A JP20825684A JPS60167029A JP S60167029 A JPS60167029 A JP S60167029A JP 59208256 A JP59208256 A JP 59208256A JP 20825684 A JP20825684 A JP 20825684A JP S60167029 A JPS60167029 A JP S60167029A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- data
- bank
- write
- cycle
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Advance Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59208256A JPS60167029A (ja) | 1984-10-05 | 1984-10-05 | デ−タ処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59208256A JPS60167029A (ja) | 1984-10-05 | 1984-10-05 | デ−タ処理装置 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55129326A Division JPS6057090B2 (ja) | 1980-09-19 | 1980-09-19 | データ記憶装置およびそれを用いた処理装置 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2750788A Division JPS63197274A (ja) | 1988-02-10 | 1988-02-10 | データ処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60167029A true JPS60167029A (ja) | 1985-08-30 |
| JPS6214855B2 JPS6214855B2 (2) | 1987-04-04 |
Family
ID=16553228
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59208256A Granted JPS60167029A (ja) | 1984-10-05 | 1984-10-05 | デ−タ処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60167029A (2) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5492143A (en) * | 1977-12-29 | 1979-07-21 | Fujitsu Ltd | Control system for pipeline arithmetic unit |
| JPS5692672A (en) * | 1979-12-26 | 1981-07-27 | Fujitsu Ltd | Vector operation processor |
-
1984
- 1984-10-05 JP JP59208256A patent/JPS60167029A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5492143A (en) * | 1977-12-29 | 1979-07-21 | Fujitsu Ltd | Control system for pipeline arithmetic unit |
| JPS5692672A (en) * | 1979-12-26 | 1981-07-27 | Fujitsu Ltd | Vector operation processor |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6214855B2 (2) | 1987-04-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4433394A (en) | First-in first-out storage and processing unit making use thereof | |
| EP0248906B1 (en) | Multi-port memory system | |
| US5079693A (en) | Bidirectional FIFO buffer having reread and rewrite means | |
| US4598400A (en) | Method and apparatus for routing message packets | |
| US4814973A (en) | Parallel processor | |
| US5152000A (en) | Array communications arrangement for parallel processor | |
| JP2916045B2 (ja) | Fifoモジュール | |
| US5123109A (en) | Parallel processor including a processor array with plural data transfer arrangements including (1) a global router and (2) a proximate-neighbor transfer system | |
| US4553203A (en) | Easily schedulable horizontal computer | |
| US4709327A (en) | Parallel processor/memory circuit | |
| US5008815A (en) | Parallel processor | |
| US5146608A (en) | Parallel processor array system controlled in response to composition status signal | |
| US5151996A (en) | Multi-dimensional message transfer router | |
| JPS63183679A (ja) | 高速ポインタをベースとした先入先出メモリ | |
| JPH0391188A (ja) | Fifoメモリ | |
| US5201058A (en) | Control system for transferring vector data without waiting for transfer end of the previous vector data | |
| US3594565A (en) | Round off apparatus for electronic calculators | |
| JPS60167029A (ja) | デ−タ処理装置 | |
| JPS63197274A (ja) | データ処理装置 | |
| JPH0256048A (ja) | データ転送方法及びデータバッファ装置 | |
| JP3107595B2 (ja) | メモリアクセス制御装置及びメモリアクセス制御方法 | |
| SU769621A1 (ru) | Буферное запоминающее устройство | |
| JPS5849960B2 (ja) | 情報チエツク方式 | |
| JPS63118965A (ja) | Dmaワ−ド転送方式 | |
| JPH0376557B2 (2) |