JPS6074859A - 系間同期方式 - Google Patents

系間同期方式

Info

Publication number
JPS6074859A
JPS6074859A JP18069983A JP18069983A JPS6074859A JP S6074859 A JPS6074859 A JP S6074859A JP 18069983 A JP18069983 A JP 18069983A JP 18069983 A JP18069983 A JP 18069983A JP S6074859 A JPS6074859 A JP S6074859A
Authority
JP
Japan
Prior art keywords
circuit
signal
path
digital
communication path
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18069983A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0325065B2 (fr
Inventor
Kazuhiko Ito
和彦 伊東
Hiroshi Nagase
永瀬　宏
Tatsuro Takahashi
達郎 高橋
Tetsuo Takemura
哲夫 竹村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Hitachi Ltd
NTT Inc
Original Assignee
Fujitsu Ltd
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Hitachi Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP18069983A priority Critical patent/JPS6074859A/ja
Publication of JPS6074859A publication Critical patent/JPS6074859A/ja
Publication of JPH0325065B2 publication Critical patent/JPH0325065B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M3/00—Automatic or semi-automatic exchanges
    • H04M3/08—Indicating faults in circuits or apparatus
    • H04M3/12—Marking faulty circuits "busy"; Enabling equipment to disengage itself from faulty circuits ; Using redundant circuits; Response of a circuit, apparatus or system to an error

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Monitoring And Testing Of Exchanges (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
JP18069983A 1983-09-30 1983-09-30 系間同期方式 Granted JPS6074859A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18069983A JPS6074859A (ja) 1983-09-30 1983-09-30 系間同期方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18069983A JPS6074859A (ja) 1983-09-30 1983-09-30 系間同期方式

Publications (2)

Publication Number Publication Date
JPS6074859A true JPS6074859A (ja) 1985-04-27
JPH0325065B2 JPH0325065B2 (fr) 1991-04-04

Family

ID=16087761

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18069983A Granted JPS6074859A (ja) 1983-09-30 1983-09-30 系間同期方式

Country Status (1)

Country Link
JP (1) JPS6074859A (fr)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5528124A (en) * 1978-08-15 1980-02-28 Nippon Telegr & Teleph Corp <Ntt> Synchronizing running system
JPS5577293A (en) * 1978-12-06 1980-06-10 Nec Corp Status information return system of doubled information processor

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5528124A (en) * 1978-08-15 1980-02-28 Nippon Telegr & Teleph Corp <Ntt> Synchronizing running system
JPS5577293A (en) * 1978-12-06 1980-06-10 Nec Corp Status information return system of doubled information processor

Also Published As

Publication number Publication date
JPH0325065B2 (fr) 1991-04-04

Similar Documents

Publication Publication Date Title
US5870441A (en) Distributed clocking system
JP3478555B2 (ja) 加入者系ディジタル伝送装置
US5210755A (en) Circuit arrangement for clock regeneration in clock-controlled information processing systems
US5373537A (en) Method and apparatus for the synchronization of a clock means of a telecommunication switching system
US4635249A (en) Glitchless clock signal control circuit for a duplicated system
EP0748548A1 (fr) Procede de synchronisation hierarchisee
JPS6074859A (ja) 系間同期方式
JPH1127341A (ja) 信号ループバック装置
EP0195478B1 (fr) Méthode et circuit pour la commutation sans sauts de phase de signaux numériques à large bande dans un réseau synchrone de communication à large bande
JP3331451B2 (ja) ディジタル信号伝送装置
KR0125210Y1 (ko) 디지탈 시스템에서의 여러 동기 타이밍 발생회로
JP3450222B2 (ja) リングネットワークにおけるクロック切替方法
KR960027652A (ko) 분기 결합 제어장치
JP2894435B2 (ja) 無瞬断切替システムの位相調整回路
JP2856470B2 (ja) ２重化構成切り替え方式
JP2003008597A (ja) クロックパス切替方法
KR100198418B1 (ko) 광대역 회선 분재 시스템에 적용되는 기준 동기원의 선택 제어 방법
JP2701741B2 (ja) 二重化・一重化切替方式
KR19990056020A (ko) 사설 교환시스템에서 망 동기 클럭 제어 방법
JP3150472B2 (ja) 冗長系の切替方法
JPH04207335A (ja) ネットワークシステムの障害対策方式
JPH01109833A (ja) データ分岐装置
JPH0870316A (ja) ループ通信系のデータ折返し防止方法
JPH05227118A (ja) 通信システムにおける二重化系のパス監視方式
JPS6184136A (ja) スリツプ制御回路