JPH0325065B2 - - Google Patents
Info
- Publication number
- JPH0325065B2 JPH0325065B2 JP58180699A JP18069983A JPH0325065B2 JP H0325065 B2 JPH0325065 B2 JP H0325065B2 JP 58180699 A JP58180699 A JP 58180699A JP 18069983 A JP18069983 A JP 18069983A JP H0325065 B2 JPH0325065 B2 JP H0325065B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- bus
- communication path
- signal
- trigger signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M3/00—Automatic or semi-automatic exchanges
- H04M3/08—Indicating faults in circuits or apparatus
- H04M3/12—Marking faulty circuits "busy"; Enabling equipment to disengage itself from faulty circuits ; Using redundant circuits; Response of a circuit, apparatus or system to an error
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Monitoring And Testing Of Exchanges (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18069983A JPS6074859A (ja) | 1983-09-30 | 1983-09-30 | 系間同期方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18069983A JPS6074859A (ja) | 1983-09-30 | 1983-09-30 | 系間同期方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6074859A JPS6074859A (ja) | 1985-04-27 |
| JPH0325065B2 true JPH0325065B2 (fr) | 1991-04-04 |
Family
ID=16087761
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18069983A Granted JPS6074859A (ja) | 1983-09-30 | 1983-09-30 | 系間同期方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6074859A (fr) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS599999B2 (ja) * | 1978-08-15 | 1984-03-06 | 日本電信電話株式会社 | 同期運転方式 |
| JPS587118B2 (ja) * | 1978-12-06 | 1983-02-08 | 日本電気株式会社 | 二重化情報処理装置におけるステ−タス情報返送方式 |
-
1983
- 1983-09-30 JP JP18069983A patent/JPS6074859A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6074859A (ja) | 1985-04-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7184442B1 (en) | Buffer management method and apparatus | |
| JPH0325065B2 (fr) | ||
| US4355386A (en) | Time-division multiplex digital switching network for a PCM telephone exchange system utilizing duplicate connecting field installations | |
| JPH0213499B2 (fr) | ||
| US4835773A (en) | Duplicated equipment | |
| US6516419B1 (en) | Network synchronization method and non-break clock switching method in extended bus connection system | |
| US5737317A (en) | Communication system testing method | |
| JP2701741B2 (ja) | 二重化・一重化切替方式 | |
| JP3195832B2 (ja) | ディジタル電話装置 | |
| JPH06252906A (ja) | 同期制御方式 | |
| JP2894435B2 (ja) | 無瞬断切替システムの位相調整回路 | |
| KR900006790B1 (ko) | 프레임 동기제어를 갖는 루프 송신 시스템 | |
| JP3199418B2 (ja) | データレート変換装置 | |
| KR200167747Y1 (ko) | 전전자교환기의 링크보드에서 디시-버스 루프백 테스트 시스템 | |
| JP2006041718A (ja) | 送端切替方法およびセット予備端局装置 | |
| JPH0376616B2 (fr) | ||
| JP2672737B2 (ja) | マルチフレーム同期回路の制御方法 | |
| JPS6331244A (ja) | ル−プ伝送装置 | |
| JP2720527B2 (ja) | 二重化制御回路 | |
| JPH0564495B2 (fr) | ||
| JPS5827719B2 (ja) | 回線交換装置の系切替方式 | |
| JPS60120695A (ja) | Pcmフレーム同期ユニツト | |
| JPH01109833A (ja) | データ分岐装置 | |
| JPH0151226B2 (fr) | ||
| JPH0417599B2 (fr) |