JPS6081664U - 集積回路パツケ−ジ - Google Patents

集積回路パツケ−ジ

Info

Publication number
JPS6081664U
JPS6081664U JP1983174577U JP17457783U JPS6081664U JP S6081664 U JPS6081664 U JP S6081664U JP 1983174577 U JP1983174577 U JP 1983174577U JP 17457783 U JP17457783 U JP 17457783U JP S6081664 U JPS6081664 U JP S6081664U
Authority
JP
Japan
Prior art keywords
integrated circuit
circuit package
chips
wiring board
utility
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1983174577U
Other languages
English (en)
Inventor
和泉　孝一郎
高原　正晴
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP1983174577U priority Critical patent/JPS6081664U/ja
Publication of JPS6081664U publication Critical patent/JPS6081664U/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/5445—Dispositions of bond wires being orthogonal to a side surface of the chip, e.g. parallel arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/931—Shapes of bond pads
    • H10W72/932—Plan-view shape, i.e. in top view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/753—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between laterally-adjacent chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第１図は従来の集積回路パッケージの一例を示す平面図
、第２図は本考案の一実施例を示す平面、　　図である
。 ｌａ、ｌｂ・・・・・・集積回路素子（チップ）、２・
・・１　　・・・配線基板、３ａ、３ｂ・・・・ｉ・接
続用電極部（パッド）、４　ａ９４　ｂｔ　４　ｃ””
配線導体、５ａ、５ｂｔ５ｃ・・・・・・接続用ボンデ
ィングワイヤ。

Claims (1)

    【実用新案登録請求の範囲】
  1. 複数のチップを配線基板上に搭載して構成される積項回
    路パッケージにおいて、前記チップ間を金属細線により
    直接接続したことを特徴とする集積回路パッケージ。
JP1983174577U 1983-11-11 1983-11-11 集積回路パツケ−ジ Pending JPS6081664U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1983174577U JPS6081664U (ja) 1983-11-11 1983-11-11 集積回路パツケ−ジ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1983174577U JPS6081664U (ja) 1983-11-11 1983-11-11 集積回路パツケ−ジ

Publications (1)

Publication Number Publication Date
JPS6081664U true JPS6081664U (ja) 1985-06-06

Family

ID=30380025

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1983174577U Pending JPS6081664U (ja) 1983-11-11 1983-11-11 集積回路パツケ−ジ

Country Status (1)

Country Link
JP (1) JPS6081664U (ja)

Similar Documents

Publication Publication Date Title
JPS59145047U (ja) 半導体装置
JPS58111958U (ja) 半導体装置のリ−ドフレ−ム
JPS6013737U (ja) 半導体集積回路装置
JPS6059541U (ja) 集積回路用リ−ドフレ−ム
JPS60181051U (ja) リ−ドフレ−ムの構造
JPS6094836U (ja) 半導体装置
JPS6113931U (ja) 半導体装置
JPS5842940U (ja) 混成集積回路装置
JPS614435U (ja) 集積回路装置
JPS58184840U (ja) 半導体装置
JPS58195445U (ja) 半導体集積回路パツケ−ジ
JPS5965553U (ja) 集積回路装置
JPS60149166U (ja) 混成集積回路装置
JPS5881940U (ja) 半導体素子の取付構造
JPS6048251U (ja) 半導体装置
JPS5989542U (ja) モノリシツク集積回路容器
JPS60137435U (ja) 半導体装置
JPS59121841U (ja) Ｉｃチツプ用パツケ−ジ
JPS58155852U (ja) 半導体装置
JPS592155U (ja) 樹脂封止集積回路
JPS592146U (ja) 電子部品パツケ−ジ
JPS6059538U (ja) 半導体チップキャリアケ−ス
JPS59143051U (ja) 集積回路装置
JPS609238U (ja) 高集積ハイブリツドｉｃ
JPS60194372U (ja) 混成集積回路