JPS608932A - バツフア記憶装置のデ−タ記憶方法 - Google Patents

バツフア記憶装置のデ−タ記憶方法

Info

Publication number
JPS608932A
JPS608932A JP58117383A JP11738383A JPS608932A JP S608932 A JPS608932 A JP S608932A JP 58117383 A JP58117383 A JP 58117383A JP 11738383 A JP11738383 A JP 11738383A JP S608932 A JPS608932 A JP S608932A
Authority
JP
Japan
Prior art keywords
padding
data
register
address
storage device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58117383A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6362006B2 (2
Inventor
Masayuki Ishiguro
雅之 石黒
Tadahiro Wada
和田　忠博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58117383A priority Critical patent/JPS608932A/ja
Publication of JPS608932A publication Critical patent/JPS608932A/ja
Publication of JPS6362006B2 publication Critical patent/JPS6362006B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
JP58117383A 1983-06-29 1983-06-29 バツフア記憶装置のデ−タ記憶方法 Granted JPS608932A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58117383A JPS608932A (ja) 1983-06-29 1983-06-29 バツフア記憶装置のデ−タ記憶方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58117383A JPS608932A (ja) 1983-06-29 1983-06-29 バツフア記憶装置のデ−タ記憶方法

Publications (2)

Publication Number Publication Date
JPS608932A true JPS608932A (ja) 1985-01-17
JPS6362006B2 JPS6362006B2 (2) 1988-12-01

Family

ID=14710286

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58117383A Granted JPS608932A (ja) 1983-06-29 1983-06-29 バツフア記憶装置のデ−タ記憶方法

Country Status (1)

Country Link
JP (1) JPS608932A (2)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4479024A (en) * 1983-06-01 1984-10-23 Ashland Oil, Inc. Styrene from toluene and formaldehyde
JPH01119819A (ja) * 1987-11-04 1989-05-11 Sony Corp フロッピー・ディスク装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52106642A (en) * 1976-03-05 1977-09-07 Hitachi Ltd Data transfer unit
JPS5397341A (en) * 1977-02-04 1978-08-25 Nec Corp Memory device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52106642A (en) * 1976-03-05 1977-09-07 Hitachi Ltd Data transfer unit
JPS5397341A (en) * 1977-02-04 1978-08-25 Nec Corp Memory device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4479024A (en) * 1983-06-01 1984-10-23 Ashland Oil, Inc. Styrene from toluene and formaldehyde
JPH01119819A (ja) * 1987-11-04 1989-05-11 Sony Corp フロッピー・ディスク装置

Also Published As

Publication number Publication date
JPS6362006B2 (2) 1988-12-01

Similar Documents

Publication Publication Date Title
US8407427B2 (en) Method and system for improving serial port memory communication latency and reliability
US5125081A (en) Inter-configuration changing controller based upon the connection and configuration information among plurality of clusters and the global storage
US6167491A (en) High performance digital electronic system architecture and memory circuit therefor
WO1995006284B1 (en) Ata interface architecture employing state machines
JPS608932A (ja) バツフア記憶装置のデ−タ記憶方法
JPH024021B2 (2)
JPH0140432B2 (2)
JP3331943B2 (ja) 情報処理装置および入出力制御装置
JPH0222748A (ja) 不揮発生メモリ制御回路
JPS6049951B2 (ja) 一斉指示信号送出回路
JPS6055459A (ja) プロツクデ−タ転送記憶制御方法
JP3202215B2 (ja) 記憶装置
JP2723893B2 (ja) パイプライン型データ処理装置
JP3009168B2 (ja) データ処理装置
JPS61193245A (ja) 記憶制御方式
JPH07120309B2 (ja) 記憶装置間ページデータ転送制御方式
JPH04139547A (ja) 記憶制御装置のデータ転送制御回路
JPH0652516B2 (ja) バス・インターフェース装置
JPS63298466A (ja) デ−タ転送装置
JPH01284940A (ja) メモリ制御装置
JPS603048A (ja) デ−タ転送制御装置
JPH02114356A (ja) ライトデータ転送制御方式
JPS62202254A (ja) 論理装置に対する連続デ−タ転送方式
JPS63216144A (ja) キヤツシユ・メモリ制御方式
JPH03260728A (ja) レジスタのデータ書込み方式