JPS621435U - - Google Patents

Info

Publication number
JPS621435U
JPS621435U JP9127185U JP9127185U JPS621435U JP S621435 U JPS621435 U JP S621435U JP 9127185 U JP9127185 U JP 9127185U JP 9127185 U JP9127185 U JP 9127185U JP S621435 U JPS621435 U JP S621435U
Authority
JP
Japan
Prior art keywords
clock signal
channel fet
mos
fet
clock gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9127185U
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP9127185U priority Critical patent/JPS621435U/ja
Publication of JPS621435U publication Critical patent/JPS621435U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Logic Circuits (AREA)

Description

【図面の簡単な説明】
第1図はこの考案の実施例を示す電子回路、第
2図は従来のクロツクトインバータを使つた4ビ
ツトラツチ回路図、 13a,14a:PトヤネルFET、13b,
14b;NチヤネルFET。

Claims (1)

    【実用新案登録請求の範囲】
  1. 同一のクロツク信号によつて並列に動作させら
    れる複数個のMOSクロツクゲート回路において
    ;クロツク信号を受けるPチヤネルFETまたは
    NチヤネルFETの少なくとも何れかの一方に一
    個の共通のFETを使用して構成したことを特徴
    とするMOSクロツクゲート回路。
JP9127185U 1985-06-17 1985-06-17 Pending JPS621435U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9127185U JPS621435U (ja) 1985-06-17 1985-06-17

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9127185U JPS621435U (ja) 1985-06-17 1985-06-17

Publications (1)

Publication Number Publication Date
JPS621435U true JPS621435U (ja) 1987-01-07

Family

ID=30647015

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9127185U Pending JPS621435U (ja) 1985-06-17 1985-06-17

Country Status (1)

Country Link
JP (1) JPS621435U (ja)

Similar Documents

Publication Publication Date Title
DE3485235D1 (de) Eingangssignalpegelwandler fuer eine mos-digitalschaltung.
JPS621435U (ja)
JPS6286729U (ja)
JPS58194541U (ja) 信号入力回路
JPS58166294U (ja) 貫通電流防止回路
JPH0157822U (ja)
JPS62194737A (ja) 半導体集積回路
JPS6085437U (ja) 入力バツフア回路
JPS6392434U (ja)
JPS62203529U (ja)
JPH01177615U (ja)
JPH033849U (ja)
JPS6067600U (ja) 半導体回路
JPS6170431U (ja)
JPS6335321U (ja)
JPS6283299U (ja)
JPS58159755U (ja) 半導体装置
JPH0472723U (ja)
JPS63147036U (ja)
JPS6020098U (ja) 出力回路
JPS61195633U (ja)
JPS5893035U (ja) 発振回路
JPS61195786U (ja)
JPS61195126U (ja)
JPH0255739U (ja)