JPS62264652A - 半導体集積回路 - Google Patents
半導体集積回路Info
- Publication number
- JPS62264652A JPS62264652A JP61108809A JP10880986A JPS62264652A JP S62264652 A JPS62264652 A JP S62264652A JP 61108809 A JP61108809 A JP 61108809A JP 10880986 A JP10880986 A JP 10880986A JP S62264652 A JPS62264652 A JP S62264652A
- Authority
- JP
- Japan
- Prior art keywords
- output circuit
- testing
- circuit
- signal line
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61108809A JPS62264652A (ja) | 1986-05-12 | 1986-05-12 | 半導体集積回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61108809A JPS62264652A (ja) | 1986-05-12 | 1986-05-12 | 半導体集積回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62264652A true JPS62264652A (ja) | 1987-11-17 |
| JPH0556868B2 JPH0556868B2 (de) | 1993-08-20 |
Family
ID=14494038
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61108809A Granted JPS62264652A (ja) | 1986-05-12 | 1986-05-12 | 半導体集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62264652A (de) |
-
1986
- 1986-05-12 JP JP61108809A patent/JPS62264652A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0556868B2 (de) | 1993-08-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2513904B2 (ja) | テスト容易化回路 | |
| US5012185A (en) | Semiconductor integrated circuit having I/O terminals allowing independent connection test | |
| JPH0691140B2 (ja) | 半導体集積回路 | |
| JPH0224474B2 (de) | ||
| US6822474B2 (en) | On chip logic analyzer debug bus | |
| US4707654A (en) | Integrated circuit having input and output terminals for testing | |
| US6121785A (en) | Circuit and a method for configuring pad connections in an integrated device | |
| US5065042A (en) | Self-configuring clock interface circuit | |
| US5796260A (en) | Parametric test circuit | |
| JP3228589B2 (ja) | マルチチップモジュール | |
| US6433628B1 (en) | Wafer testable integrated circuit | |
| EP0633529A1 (de) | Emulationssystem für Mikrorechner | |
| JPH0556868B2 (de) | ||
| JPH0758172A (ja) | 半導体装置試験用ユニバーサルバーンインボード | |
| JPH0576184B2 (de) | ||
| JPS58118123A (ja) | 半導体集積回路 | |
| JP3207639B2 (ja) | 半導体集積回路 | |
| JP3077809B2 (ja) | 半導体集積論理回路 | |
| JP3490273B2 (ja) | 半導体集積回路装置 | |
| JPH09311162A (ja) | 回路モニタ方法 | |
| JPH03252574A (ja) | 半導体集積回路 | |
| JPH028761A (ja) | 半導体集積回路試験装置 | |
| JPS63221636A (ja) | 半導体集積回路装置 | |
| JPH05121501A (ja) | 半導体集積回路 | |
| JPH04288873A (ja) | ゲートアレイ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |