JPS6313202B2 - - Google Patents
Info
- Publication number
- JPS6313202B2 JPS6313202B2 JP664981A JP664981A JPS6313202B2 JP S6313202 B2 JPS6313202 B2 JP S6313202B2 JP 664981 A JP664981 A JP 664981A JP 664981 A JP664981 A JP 664981A JP S6313202 B2 JPS6313202 B2 JP S6313202B2
- Authority
- JP
- Japan
- Prior art keywords
- data words
- data
- sequences
- subprogram
- control device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Program-control systems
- G05B19/02—Program-control systems electric
- G05B19/18—Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of program data in numerical form
- G05B19/408—Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of program data in numerical form characterised by data handling or data format, e.g. reading, buffering or conversion of data
Landscapes
- Engineering & Computer Science (AREA)
- Human Computer Interaction (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Automation & Control Theory (AREA)
- Numerical Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP664981A JPS57201903A (en) | 1981-01-20 | 1981-01-20 | Plural operation sequence generating system in numerical control device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP664981A JPS57201903A (en) | 1981-01-20 | 1981-01-20 | Plural operation sequence generating system in numerical control device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57201903A JPS57201903A (en) | 1982-12-10 |
| JPS6313202B2 true JPS6313202B2 (de) | 1988-03-24 |
Family
ID=11644218
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP664981A Granted JPS57201903A (en) | 1981-01-20 | 1981-01-20 | Plural operation sequence generating system in numerical control device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57201903A (de) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7088820B2 (ja) | 2018-12-17 | 2022-06-21 | ファナック株式会社 | 数値制御装置 |
| CN117561484A (zh) * | 2021-07-01 | 2024-02-13 | 发那科株式会社 | 数值控制装置 |
-
1981
- 1981-01-20 JP JP664981A patent/JPS57201903A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57201903A (en) | 1982-12-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4212076A (en) | Digital computer structure providing arithmetic and boolean logic operations, the latter controlling the former | |
| JPS58175003A (ja) | 数値制御指令方式 | |
| WO1986006518A1 (en) | Method for preparing a computer program for evaluating boolean and like expressions and computer for evaluating the rungs in a ladder structure | |
| JPS6128138B2 (de) | ||
| KR920005227B1 (ko) | 프로그램어블 콘트롤러 | |
| JPS6313202B2 (de) | ||
| EP0162928A1 (de) | Regelverfahren durch mikroprogramm | |
| JPS6149209A (ja) | 数値制御装置におけるプログラム実行方式 | |
| JPH0827648B2 (ja) | Ncパ−トプログラム生成装置 | |
| JPH04112208A (ja) | プログラマブルコントローラ | |
| JP2581214B2 (ja) | 論理シミュレータ | |
| JPH0334021A (ja) | プログラム言語変換方法 | |
| JP3190945B2 (ja) | マイクロプログラム制御回路 | |
| KR900005548B1 (ko) | 프로그래머블 제어기 | |
| JPS6051949A (ja) | 制御装置 | |
| JPH02249006A (ja) | プログラマブルコントローラ | |
| JPS57209502A (en) | Sequence controller | |
| JP2002333985A (ja) | レジスタ退避復旧方法 | |
| KR950024039A (ko) | 축소명령형 피엘씨(plc) 및 그의 제어 방법 | |
| JPS61282952A (ja) | 入出力装置制御システムの構築方式 | |
| JPS6383866A (ja) | ベクトル演算処理方式 | |
| JPS603656B2 (ja) | 計算機のメモリ拡張方式 | |
| JP2000056991A (ja) | マルチタスク機能を備えたマイクロコンピュ―タプログラマブルコントロ―ラ及びその制御方法 | |
| JPH03139703A (ja) | プログラマブルコントローラのタイマ命令処理方式 | |
| JPS62274303A (ja) | シ−ケンス制御方法 |