JPS6321345B2 - - Google Patents

Info

Publication number
JPS6321345B2
JPS6321345B2 JP58119595A JP11959583A JPS6321345B2 JP S6321345 B2 JPS6321345 B2 JP S6321345B2 JP 58119595 A JP58119595 A JP 58119595A JP 11959583 A JP11959583 A JP 11959583A JP S6321345 B2 JPS6321345 B2 JP S6321345B2
Authority
JP
Japan
Prior art keywords
column
wafer
defective
search
elements
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58119595A
Other languages
Japanese (ja)
Other versions
JPS6010716A (en
Inventor
Yasunori Hirose
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Home Electronics Ltd
Original Assignee
NEC Home Electronics Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Home Electronics Ltd filed Critical NEC Home Electronics Ltd
Priority to JP58119595A priority Critical patent/JPS6010716A/en
Publication of JPS6010716A publication Critical patent/JPS6010716A/en
Publication of JPS6321345B2 publication Critical patent/JPS6321345B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00Ion implantation into wafers, substrates or parts of devices
    • H10P30/20Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Description

【発明の詳細な説明】 イ 産業上の利用分野 この発明は半導体ウエーハに縦横配列で形成さ
れた多数の半導体素子の特性の良否を調べる試験
方法に関し、詳しくは半導体ウエーハにおける半
導体素子の良品分布領域と不良品分布領域を検知
するための方法に関する。
Detailed Description of the Invention A. Field of Industrial Application This invention relates to a test method for examining the quality of the characteristics of a large number of semiconductor elements formed in a vertical and horizontal arrangement on a semiconductor wafer. and a method for detecting defective product distribution areas.

ロ 従来技術 半導体ウエーハに多数形成された半導体素子の
特性の良・不良分布は半導体ウエーハの中央部で
良が多く、周辺部で不良が多くなる分布を呈する
のが一般的である。このような良・不良分布は半
導体ウエーハの結晶構造が中央部で優れ、周辺部
で劣ることや、拡散等の熱処理時に中央部と周辺
部とで温度が異なつたり、拡散炉への出し入れの
際に周辺部が急熱・急冷されやすいといつた様々
な原因で起こり、良品分布領域と不良品分布領域
の境界は同一種類の半導体ウエーハであつても1
枚1枚毎に若干異なる。その為半導体素子の特性
測定を従来は1枚の半導体ウエーハの全数の半導
体素子に対して1個ずつ順次に行つている。
B. Prior Art The distribution of good/bad characteristics of semiconductor elements formed in large numbers on a semiconductor wafer generally exhibits a distribution in which the number of good is higher in the center of the semiconductor wafer and the number of defects is higher in the periphery. This distribution of good and bad results may be due to the fact that the crystal structure of the semiconductor wafer is superior in the center and inferior in the periphery, or the temperature differs between the center and the periphery during heat treatment such as diffusion, or the transfer of the semiconductor wafer into and out of the diffusion furnace is different. This can occur due to various reasons such as the peripheral area being susceptible to rapid heating and cooling, and the boundary between the good product distribution area and the defective product distribution area may be
Each piece is slightly different. For this reason, conventionally, the characteristics of semiconductor elements are measured one by one for all the semiconductor elements on one semiconductor wafer.

例えば第1図に示すように1枚の半導体ウエー
ハ(以下ウエーハと称す)1に直交するX―Y方
向の格子状の配列で形成された多数の半導体素子
(以下素子と称す)2,2…に対し、先ずウエー
ハ1の図面右端の一列の全素子2,2…の特性測
定を順次に行い、この一列の測定が完了するとそ
の隣りの一列の全素子2,2…を順次に測定し、
これを繰り返して、ジグザグ状にウエーハ1の全
素子2,2…の特性を測定し、不良品にはその表
面に不良マークを付していた。
For example, as shown in FIG. 1, a large number of semiconductor elements (hereinafter referred to as elements) 2, 2, . First, the characteristics of all the elements 2, 2, etc. in one row at the right end of the drawing of the wafer 1 are sequentially measured, and when the measurement of this one row is completed, all the elements 2, 2,... in the adjacent row are sequentially measured.
This was repeated to measure the characteristics of all the elements 2, 2, . . . on the wafer 1 in a zigzag pattern, and defective products were marked with defective marks on their surfaces.

ハ 発明が解決しようとする問題点 上記素子の特性測定を効率良く行う方法とし
て、図示しないが1台のテスターと2台のプロー
バを使い、2枚のウエーハの各1個ずつの素子の
特性測定を交互に連続して行う択一測定法や、2
枚のウエーハの各1個ずつ素子の特性測定を同時
に行う並列測定法などが実施されている。しかし
乍ら、1枚のウエーハの全素子に対して個々に特
性測定するため、ウエーハ1枚当たりの測定時間
がどうしても長くなる傾向にあつた。特にダイオ
ードのように素子寸法が小さくウエーハ1枚当た
りの素子数が数万個と多いものにおいては上記択
一測定法や並列測定法で効率良くやつても、少な
くとも全素子の測定には1時間以上かかつてい
た。
C. Problems to be Solved by the Invention As a method for efficiently measuring the characteristics of the above elements, one tester and two probers (not shown) are used to measure the characteristics of one element on each of two wafers. The multiple-choice measurement method involves alternating and consecutive
Parallel measurement methods have been implemented in which characteristics of elements are simultaneously measured one by one on each wafer. However, since the characteristics of all the elements on one wafer are individually measured, the measurement time per wafer tends to become long. Especially for devices such as diodes, which have small device dimensions and the number of devices per wafer is tens of thousands, even if the above alternative measurement method or parallel measurement method is efficient, it will take at least an hour to measure all the devices. There was more than one time.

ニ 問題点を解決するための手段 本発明は通常のウエーハは中央部に良品素子が
多数連続的に分布し、周辺部に不良品素子が多数
連続的に分布している現状に鑑みてなされたもの
で、上記問題点の解決手段としてウエーハ上の素
子の良品と不良品の分布領域の境界線を検知する
次の手段を提供する。即ちウエーハに縦横の格子
状配列で形成された素子の任意の一列の一端から
同列の素子の良否を順次に検索し、先ず良品が一
定数連続して検知されると検索する列を隣りの列
に変更し、次にこの変更列の素子の良否検索を前
記検索列と逆方向に順次行つて次は不良品が一定
数連続して検地されると検索する列を隣りの列に
変え、このような動作の繰り返しで良・不良分布
領域の境界線を順次探索していく。このように
良・不良分布領域の境界線を検知すると、境界線
内の全素子は良品として扱うことができ、必ずし
も、ウエーハの全素子に対して特性測定する必要
が無くなり、大幅なウエーハ処理時間の短縮化が
図れる。
D. Means for Solving the Problems The present invention was made in view of the current situation in which a normal wafer has a large number of non-defective devices continuously distributed in the center and a large number of defective devices continuously distributed in the periphery. As a means for solving the above-mentioned problems, we provide the following means for detecting the boundary line between the distribution area of good and defective devices on a wafer. In other words, the quality of devices in the same row is sequentially searched from one end of an arbitrary row of devices formed in a grid pattern in the vertical and horizontal directions on the wafer, and when a certain number of non-defective devices are detected in succession, the searched row is moved to the adjacent row. Next, perform a pass/fail search for the elements in this changed column in the opposite direction to the search column, and then change the search column to the adjacent column when a certain number of defective products are detected consecutively. By repeating these operations, the boundaries between the good and bad distribution areas are sequentially searched. By detecting the boundary line between good and defective distribution areas in this way, all elements within the boundary line can be treated as good, and it is no longer necessary to measure the characteristics of all elements on the wafer, which significantly reduces wafer processing time. The time can be shortened.

ホ 実施例 いま第2図に示すように1枚のウエーハ1の各
素子2,2…の特性が良品のものにa印を付し、
不良品のものは無印とすると、ウエーハ1上での
良品分布領域Mはウエーハ中央部に、不良品分布
領域Nはウエーハ周辺部にあつて、両領域の境界
線Lは不定形のリング状となつて現れる。そこで
境界線Lを求めるため、例えば第3図に示すジグ
ザグ状の矢印の如く素子2,2…の特性測定を順
次に次のプログラムに従つて進行させる。
E Example As shown in FIG. 2, the characteristics of each element 2, 2... of one wafer 1 are marked with a mark "a" if the characteristics are good.
Assuming that defective products are unmarked, the good product distribution area M on the wafer 1 is at the center of the wafer, the defective product distribution area N is at the periphery of the wafer, and the boundary line L between the two areas is an irregular ring shape. Appears with age. Therefore, in order to obtain the boundary line L, the characteristics of the elements 2, 2, . . . are sequentially measured as indicated by the zigzag arrows shown in FIG.

いまウエーハ1の中心P0上或はその近傍のY
軸方向に沿う一列X1の素子群の一端をスタート
点P1とし、このP1点のX座標をメモリーしてお
く。而してP1点よりX1列の素子2,2…の特性
測定を−Y軸方向に順次に行うと、始めは不良品
分布領域にあるので不良品が続き、境界線Lを越
えたところから良品が続き、各良否結果をメモリ
ーする。
Y on or near the center P0 of wafer 1
One end of a group of elements in a row X1 along the axial direction is set as a starting point P1, and the X coordinate of this point P1 is stored in memory. Then, when the characteristics of elements 2, 2, etc. in the X1 row are sequentially measured from point P1 in the -Y axis direction, since the beginning is in the defective product distribution area, defective products continue, and from the point beyond the boundary line L Good products continue, and each pass/fail result is stored in memory.

良品が所定の複数個の続いた点P2で良否検索す
る列をX1からその隣りの列X2に変更し、この列
X2のP2の隣りにある点P2′の素子2から+Y軸方
向に良否検索を順次行う。この時は始め良品が続
き、境界線Lを越えてから不良品が続くので、今
度は不良品が所定の複数個β続いた点P3でX2の
検索を止め、その隣りの列X3へ移る。列X3では
再び−Y軸方向に良否検索を順次行い、良品がα
個続いた点P4で列をX4に変更し、列X4では+Y
軸方向に良否検索して不良品がβ個続いた点P5
で列をX5に変更する。このような検索を列毎に
順次繰り返し行い、境界線Lを徐々に検知して結
果をメモリしていく。
Change the column to search for pass/fail at point P2 where a predetermined number of non-defective products follow from X1 to the adjacent column X2, and
A pass/fail search is performed sequentially in the +Y-axis direction starting from element 2 at point P2' adjacent to P2 of X2. At this time, good products continue at first, and after crossing the boundary line L, defective products continue, so the search for X2 is stopped at point P3, where a predetermined number β of defective products continue, and the process moves to the adjacent column X3. In column
At consecutive points P4, change the column to X4, and in column X4 +Y
Point P5 where there are β defective products after searching for pass/fail in the axial direction
Change the column to X5. Such a search is sequentially repeated for each column, the boundary line L is gradually detected, and the results are stored in memory.

そして、境界線Lの接線方向に沿う列Xiで−
Y軸方向に検索して良品α個を連続して検出でき
なかつた場合は列Xiの端Piまで検索を進め、こ
こでウエーハ1のエツジを別手段で検出して次は
Xi−1の列に戻し、+Y軸方向に検索を始めて、
前述同様にして境界線Lを求めていく。境界線L
の他の接線方向に沿う列Xiの場合もXiと同じよ
うに行う。そして境界線Lの大半が検知された点
Pkにおいてこの点PkのX座標がスタート点P1の
X座標のメモリーと一致すると、その時点で検索
を終了させる。
Then, in the column Xi along the tangential direction of the boundary line L, -
If the search is performed in the Y-axis direction and α pieces of non-defective products cannot be detected consecutively, the search proceeds to the end Pi of the column Xi, where the edge of wafer 1 is detected by another means, and the next step is
Return to the Xi-1 column and start searching in the +Y axis direction,
The boundary line L is determined in the same manner as described above. Boundary line L
For rows Xi along other tangential directions, the same procedure as for Xi is performed. And the point where most of the boundary line L is detected
When the X coordinate of this point Pk at Pk matches the memory of the X coordinate of the starting point P1, the search is terminated at that point.

上記境界線Lを求める目安となる数α、βはウ
エーハの種類に応じ変更される。またスタート点
P1は必ずしもウエーハの端に決める必要は無く、
境界線Lの位置は大まかに予想されるのでウエー
ハの周辺部の一部にスタート点P1を設定しても
よい。また境界線Lを求める動作に並行して境界
線Lに沿う不良品素子(或いは良品素子)上に不
良表示(或いは良品表示)用のマークを付すこと
が望ましい。
The numbers α and β that serve as a guideline for determining the boundary line L are changed depending on the type of wafer. Also the starting point
P1 does not necessarily have to be determined at the edge of the wafer;
Since the position of the boundary line L can be roughly predicted, the starting point P1 may be set at a part of the periphery of the wafer. Further, in parallel with the operation of determining the boundary line L, it is desirable to attach a mark for indicating a defective element (or indicating a non-defective element) on a defective element (or a non-defective element) along the boundary line L.

ヘ 発明の効果 以上の如く、本発明によればウエーハの素子の
良・不良分布領域の境界付近の素子について選択
的に特性測定するだけで素子の良・不良を検査す
るウエーハ処理が行えるので、ウエーハ処理時間
の大幅な短縮化が図れる。またソフトウエアの変
更とメモリの一部追加だけで従来の素子特性測定
装置のブローバなど機構的なものはそのまま利用
でき設備的にも有利である。
F. Effects of the Invention As described above, according to the present invention, wafer processing can be performed to inspect whether the elements are good or bad simply by selectively measuring the characteristics of the elements near the boundary between the good and bad distribution areas of the elements on the wafer. Wafer processing time can be significantly shortened. Furthermore, mechanical components such as the blower of the conventional device characteristic measuring device can be used as is by simply changing the software and adding some memory, which is advantageous in terms of equipment.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の半導体素子特性測定の方法を説
明するための半導体ウエーハ図、第2図は半導体
ウエーハの半導体素子良否分布図、第3図は本発
明の方法を説明するための動作例図である。 1…半導体ウエーハ、2…半導体素子、M…良
品分布領域、N…不良品分布領域、L…境界線。
Fig. 1 is a diagram of a semiconductor wafer for explaining the conventional method of measuring semiconductor device characteristics, Fig. 2 is a diagram of the quality distribution of semiconductor elements on the semiconductor wafer, and Fig. 3 is an operation example diagram for explaining the method of the present invention. It is. 1... Semiconductor wafer, 2... Semiconductor element, M... Good product distribution area, N... Defective product distribution area, L... Boundary line.

Claims (1)

【特許請求の範囲】[Claims] 1 縦横の配列で半導体素子が複数個形成された
半導体ウエーハにおける半導体素子の特性測定に
際し、所定の一列の半導体素子群の一端部から同
列の半導体素子の特性の良否を順次に検索して良
品が所定数連続して検知された時点で検索する列
を隣りの列に変更し、次にこの変更列の半導体素
子の良否検索を前回検索列と逆方向に行つて不良
品が所定数連続して検知された時点で検索する列
を隣りの列に変更する動作を繰り返し行つて半導
体ウエーハ上での半導体素子の良品分布領域と不
良品分布領域の境界線を探索検知する工程を含む
ことを特徴とする半導体ウエーハ試験方法。
1. When measuring the characteristics of semiconductor elements on a semiconductor wafer in which a plurality of semiconductor elements are formed in a vertical and horizontal arrangement, the quality of the characteristics of the semiconductor elements in the same row is sequentially searched from one end of a predetermined row of semiconductor elements to find a non-defective product. When a predetermined number of consecutive defective products are detected, the search column is changed to the adjacent column, and then a quality search for the semiconductor elements in this changed column is performed in the opposite direction to the previous search column to find a predetermined number of consecutive defective products. It is characterized by including the step of repeatedly changing the column to be searched to an adjacent column at the time of detection to search for and detect the boundary line between the non-defective distribution area and the defective distribution area of semiconductor elements on the semiconductor wafer. Semiconductor wafer testing method.
JP58119595A 1983-06-30 1983-06-30 Method for testing semiconductor wafer Granted JPS6010716A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58119595A JPS6010716A (en) 1983-06-30 1983-06-30 Method for testing semiconductor wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58119595A JPS6010716A (en) 1983-06-30 1983-06-30 Method for testing semiconductor wafer

Publications (2)

Publication Number Publication Date
JPS6010716A JPS6010716A (en) 1985-01-19
JPS6321345B2 true JPS6321345B2 (en) 1988-05-06

Family

ID=14765271

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58119595A Granted JPS6010716A (en) 1983-06-30 1983-06-30 Method for testing semiconductor wafer

Country Status (1)

Country Link
JP (1) JPS6010716A (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6425430A (en) * 1987-07-21 1989-01-27 Tokyo Electron Ltd Probe device
US7282427B1 (en) 2006-05-04 2007-10-16 Applied Materials, Inc. Method of implanting a substrate and an ion implanter for performing the method
JP5040315B2 (en) 2007-01-10 2012-10-03 富士通セミコンダクター株式会社 Inspection method, inspection system, and inspection apparatus

Also Published As

Publication number Publication date
JPS6010716A (en) 1985-01-19

Similar Documents

Publication Publication Date Title
CA1264868A (en) Semiconductor defect monitor for diagnosing processing-induced defects
JPH06168991A (en) Inspecting method for multi-probing semiconductor
US6920596B2 (en) Method and apparatus for determining fault sources for device failures
JPS6321345B2 (en)
Mital et al. Computer based wafer inspection system
JPH11219997A (en) Electronic device inspection system and electronic device manufacturing method
US11714106B2 (en) Test apparatus, test method and recording medium
JPS6321346B2 (en)
JPS59228726A (en) Malfunction analyzer
JP2001015563A (en) Method and apparatus for inspection result displaying, and recording medium
JP3152737B2 (en) Stage moving method in wafer probing device
EP1056127A2 (en) Method and apparatus for correlating data from a semiconductor wafer process
US7095239B2 (en) Method for detecting defects that exhibit repetitive patterns
CN116559507B (en) Cantilever probe card, processing method, device and electronic equipment for cantilever probe card
JPH10242224A (en) Method for testing characteristics of semiconductor wafer
JPS6021536A (en) Testing method of semiconductor wafer
KR0167598B1 (en) Test apparatus and its method of semiconductor wafer
JP2007109872A (en) A method for setting a needle holder area of a probe card used for inspecting a semiconductor wafer.
JPS5817632A (en) Sorting method for ic chips
JPH06163649A (en) Semiconductor wafer and semiconductor element discriminating method
KR100502405B1 (en) Semiconductor device DS method
TW494456B (en) Analysis method and apparatus for wafer processing
JPH0465143A (en) Wafer test method
JPS61102749A (en) Method of testing semiconductor wafer
JP3152417B2 (en) Screening device for semiconductor device