JPS649748B2 - - Google Patents

Info

Publication number: JPS649748B2
Authority: JP; Japan
Prior art keywords: logic; circuit; quantum interference; split; wiring
Prior art date: 1983-02-10
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Expired

Application number

JP58019742A

Other languages

English (en)

Japanese (ja)

Other versions

JPS59147471A (ja

Inventor

Yutaka Harada

Kunio Yamashita

Hideaki Nakane

Nobuo Kodera

Ushio Kawabe

Mikio Hirano

Junji Shigeta

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

National Institute of Advanced Industrial Science and Technology AIST

Original Assignee

Agency of Industrial Science and Technology

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1983-02-10

Filing date

1983-02-10

Publication date

1989-02-20

1983-02-10 Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology

1983-02-10 Priority to JP58019742A priority Critical patent/JPS59147471A/ja

1984-08-23 Publication of JPS59147471A publication Critical patent/JPS59147471A/ja

1989-02-20 Publication of JPS649748B2 publication Critical patent/JPS649748B2/ja

Status Granted legal-status Critical Current

Links

238000002347 injection Methods 0.000 claims description 16
239000007924 injection Substances 0.000 claims description 16
238000010586 diagram Methods 0.000 description 16
239000010410 layer Substances 0.000 description 11
238000000034 method Methods 0.000 description 10
238000013461 design Methods 0.000 description 6
239000003990 capacitor Substances 0.000 description 5
230000004907 flux Effects 0.000 description 4
230000008054 signal transmission Effects 0.000 description 4
230000005540 biological transmission Effects 0.000 description 3
238000013016 damping Methods 0.000 description 3
230000000694 effects Effects 0.000 description 2
239000011229 interlayer Substances 0.000 description 2
230000002085 persistent effect Effects 0.000 description 2
238000012545 processing Methods 0.000 description 2
230000000295 complement effect Effects 0.000 description 1
238000012937 correction Methods 0.000 description 1
238000005516 engineering process Methods 0.000 description 1
230000010354 integration Effects 0.000 description 1
238000012986 modification Methods 0.000 description 1
230000004048 modification Effects 0.000 description 1
230000007704 transition Effects 0.000 description 1
238000004804 winding Methods 0.000 description 1

Landscapes

Superconductor Devices And Manufacturing Methods Thereof (AREA)
Logic Circuits (AREA)

JP58019742A 1983-02-10 1983-02-10 ジヨセフソン論理集積回路 Granted JPS59147471A (ja)

Priority Applications (1)

Application Number	Priority Date	Filing Date	Title
JP58019742A JPS59147471A (ja)	1983-02-10	1983-02-10	ジヨセフソン論理集積回路

Applications Claiming Priority (1)

Application Number	Priority Date	Filing Date	Title
JP58019742A JPS59147471A (ja)	1983-02-10	1983-02-10	ジヨセフソン論理集積回路

Publications (2)

Publication Number	Publication Date
JPS59147471A JPS59147471A (ja)	1984-08-23
JPS649748B2 true JPS649748B2 (fr)	1989-02-20

Family

ID=12007783

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP58019742A Granted JPS59147471A (ja)	1983-02-10	1983-02-10	ジヨセフソン論理集積回路

Country Status (1)

Country	Link
JP (1)	JPS59147471A (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPS61281718A (ja) *	1985-06-07	1986-12-12	Agency Of Ind Science & Technol	ジヨセフソン論理集積回路
US5202284A (en) *	1989-12-01	1993-04-13	Hewlett-Packard Company	Selective and non-selective deposition of Si1-x Gex on a Si subsrate that is partially masked with SiO2

1983
- 1983-02-10 JP JP58019742A patent/JPS59147471A/ja active Granted

Also Published As

Publication number	Publication date
JPS59147471A (ja)	1984-08-23

Similar Documents

Publication	Publication Date	Title
JP2606845B2 (ja)	1997-05-07	半導体集積回路
US5309024A (en)	1994-05-03	Multilayer package
CN1139116C (zh)	2004-02-18	集成电路封装及具有该封装的计算机系统
US3059196A (en)	1962-10-16	Bifilar thin film superconductor circuits
US4499484A (en)	1985-02-12	Integrated circuit manufactured by master slice method
US20040222773A1 (en)	2004-11-11	Fully integrated DC-to-DC regulator utilizing on-chip inductors with high frequency magnetic materials
JPS649748B2 (fr)	1989-02-20
US4575744A (en)	1986-03-11	Interconnection of elements on integrated circuit substrate
CN1025904C (zh)	1994-09-07	有中部电源-接地脚的集成电路组件
JP2755239B2 (ja)	1998-05-20	半導体装置用パッケージ
US6559733B2 (en)	2003-05-06	Reducing effects of electrical impedance
JP2004095777A (ja)	2004-03-25	インダクタ素子
CN114638191B (zh)	2025-01-24	超导单磁通量子电路布局及其方法
EP0837503A2 (fr)	1998-04-22	Métallisation des plans de référence sur un circuit intégré
JPH0262062A (ja)	1990-03-01	マスタースライス型半導体装置
JPS61230340A (ja)	1986-10-14	半導体集積回路装置
JPH09191184A (ja)	1997-07-22	プリント回路基板
JPH01111342A (ja)	1989-04-28	集積回路用パッケージ
JPH10125859A (ja)	1998-05-15	螺旋型インダクタ
JPS621244A (ja)	1987-01-07	マスタ−スライス型半導体装置
JPH06334512A (ja)	1994-12-02	ジョセフソン磁界結合型多入力論理和回路
WO1992011701A2 (fr)	1992-07-09	Reduction des parasites sur les lignes de transport d'energie et de masse a l'entree d'un circuit integre
JPH0456355A (ja)	1992-02-24	半導体集積回路装置
JP3353410B2 (ja)	2002-12-03	ゲートアレイの多層配線構造
WO2024242555A1 (fr)	2024-11-28	Dispositif gradiométrique et réseau de tels dispositifs gradiométriques