PL414209A1 - Method for chemical extraction of a semiconductor structure and insulation layer from the PLCC, SO, QFP and QFN type electronic components - Google Patents

Method for chemical extraction of a semiconductor structure and insulation layer from the PLCC, SO, QFP and QFN type electronic components

Info

Publication number
PL414209A1
PL414209A1 PL414209A PL41420915A PL414209A1 PL 414209 A1 PL414209 A1 PL 414209A1 PL 414209 A PL414209 A PL 414209A PL 41420915 A PL41420915 A PL 41420915A PL 414209 A1 PL414209 A1 PL 414209A1
Authority
PL
Poland
Prior art keywords
mixture
semiconductor structure
plcc
qfp
subassembly
Prior art date
Application number
PL414209A
Other languages
Polish (pl)
Other versions
PL229726B1 (en
Inventor
Kamil Janeczek
Aneta Araźna
Krzysztof Lipiec
Original Assignee
Instytut Tele- I Radiotechniczny
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Instytut Tele- I Radiotechniczny filed Critical Instytut Tele- I Radiotechniczny
Priority to PL414209A priority Critical patent/PL229726B1/en
Publication of PL414209A1 publication Critical patent/PL414209A1/en
Publication of PL229726B1 publication Critical patent/PL229726B1/en

Links

Landscapes

  • Cleaning Or Drying Semiconductors (AREA)
  • Weting (AREA)

Abstract

Sposób chemicznej ekstrakcji struktury półprzewodnikowej i warstwy izolacyjnej z podzespołów elektronicznych typu PLCC, SO, QFP i QFN polega na tym, że proces wydzielenia struktury półprzewodnikowej wykonuje się w dwóch etapach. W pierwszym etapie chemicznie usuwa się podłoże metaliczne podzespołu z zastosowaniem mieszaniny stężonego kwasu azotowego i kwasu siarkowego w proporcji 1 : 2 z dodatkiem kwasu solnego w ilości od 1 do 20 ml na 1 dm3 mieszaniny dla podłoży miedzianych i mosiężnych lub mieszaniny stężonego kwasu azotowego i stężonego kwasu solnego w proporcji HCl : HNO3 : H2O 1 : 1 : 1 dla podłoży aluminiowych w czasie od 15 do 60 sekund, w temperaturze od 90°C do 100°C. W drugim etapie usuwa się kolejne warstwy podzespołu wraz z jego obudową z zastosowaniem mieszaniny kwasu siarkowego i wody utlenionej (30%) w proporcji od 15 : 1 do 10 : 1 z dodatkiem taniny w ilości 5 mg na 1 dm3 mieszaniny, w czasie od 30 sekund do 1 minuty w temperaturze od 90 do 120°C. Następnie podzespół płucze się w acetonie w płuczce ultradźwiękowej przez 15 sekund, przy czym operacje trawienia i płukania w drugim etapie ekstrakcji prowadzi się naprzemiennie, aż do wyekstrahowania krzemowej struktury półprzewodnikowej.The method of chemical extraction of the semiconductor structure and the insulation layer from PLCC, SO, QFP and QFN electronic components consists in the process of separating the semiconductor structure in two stages. In the first stage, the metal substrate of the subassembly is chemically removed using a 1: 2 mixture of concentrated nitric acid and sulfuric acid with 1 to 20 ml of hydrochloric acid per 1 liter of mixture for copper and brass substrates or a mixture of concentrated nitric acid and concentrated hydrochloric acid in the proportion of HCl: HNO3: H2O 1: 1: 1 for aluminum substrates for 15 to 60 seconds at a temperature of 90 ° C to 100 ° C. In the second stage, subsequent layers of the subassembly are removed together with its housing using a mixture of sulfuric acid and hydrogen peroxide (30%) in a ratio of 15: 1 to 10: 1 with the addition of tannin in the amount of 5 mg per 1 dm3 of the mixture, in time from 30 seconds to 1 minute at 90 to 120 ° C. The subassembly is then rinsed in acetone in an ultrasonic scrubber for 15 seconds, with the etching and rinsing operations in the second extraction step being carried out alternately until the silicon semiconductor structure is extracted.

PL414209A 2015-09-29 2015-09-29 Method for chemical extraction of a semiconductor structure and insulation layer from the PLCC, SO, QFP and QFN type electronic components PL229726B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PL414209A PL229726B1 (en) 2015-09-29 2015-09-29 Method for chemical extraction of a semiconductor structure and insulation layer from the PLCC, SO, QFP and QFN type electronic components

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PL414209A PL229726B1 (en) 2015-09-29 2015-09-29 Method for chemical extraction of a semiconductor structure and insulation layer from the PLCC, SO, QFP and QFN type electronic components

Publications (2)

Publication Number Publication Date
PL414209A1 true PL414209A1 (en) 2017-04-10
PL229726B1 PL229726B1 (en) 2018-08-31

Family

ID=58463561

Family Applications (1)

Application Number Title Priority Date Filing Date
PL414209A PL229726B1 (en) 2015-09-29 2015-09-29 Method for chemical extraction of a semiconductor structure and insulation layer from the PLCC, SO, QFP and QFN type electronic components

Country Status (1)

Country Link
PL (1) PL229726B1 (en)

Also Published As

Publication number Publication date
PL229726B1 (en) 2018-08-31

Similar Documents

Publication Publication Date Title
TW200614362A (en) Cleaning liquid and cleaning method
TWI716518B (en) Use of copper etchant composition
SE0701681L (en) Etching and recycling process
TW200733220A (en) Method for manufacturing semiconductor device
CN101319172A (en) Aqueous alkaline composition for cleaning or etching of substrates
CN103153002B (en) There is the manufacture method of three bread folder hole steel structure printed circuit boards
CN101399196B (en) Coarsening processing method for backing side of wafer
TW200510570A (en) Novel aqueous based metal etchant
MY194513A (en) Washing method, manufacturing method, and washing device for polycrystalline silicon
JP7027323B2 (en) Etching liquid composition and etching method
JP2002115083A5 (en)
DE60230725D1 (en) PROCESS FOR PROCESSING RUTHENIUM SILICIDE
US9888585B2 (en) Method for manufacturing wiring structure, copper displacement plating solution, and wiring structure
JPWO2014112430A1 (en) Silicon etching solution, etching method, and microelectromechanical element
CN104392919B (en) The processing method of the surface of silicon of nmos device and the preparation method of nmos device
CN103966601B (en) Production method of nonmetal basal body conducting wire and products thereof
RU2376676C1 (en) Method of processing silicon crystals
JP2013060634A (en) Etching solution
JP2006179871A5 (en)
PL409775A1 (en) Chemical extraction method of semiconductor structure and insulation layer from electronic components
RU2534444C2 (en) Method of removing oxide from silicon plate surface
CN108766932A (en) It is a kind of with semiconductor integrated circuit or the sputtering pre-treating method of discrete device
RU2524137C1 (en) Semiconductor chemical etching method
PL414208A1 (en) A method of chemical decapsulation of electronic components in SOT, VTLA, QFP and QFN enclosures
CN102543681A (en) Method for removing gold-containing metal from back of chip