TW242183B - Chip set architecture for personal computer - Google Patents
Chip set architecture for personal computerInfo
- Publication number
- TW242183B TW242183B TW82109979A TW82109979A TW242183B TW 242183 B TW242183 B TW 242183B TW 82109979 A TW82109979 A TW 82109979A TW 82109979 A TW82109979 A TW 82109979A TW 242183 B TW242183 B TW 242183B
- Authority
- TW
- Taiwan
- Prior art keywords
- bus
- personal computer
- chip set
- set architecture
- local bus
- Prior art date
Links
- 230000002093 peripheral effect Effects 0.000 abstract 2
Landscapes
- Bus Control (AREA)
Abstract
A chip set architecture for personal computer, which supports two local bus concurrently and is applicable to be coupled in a personal computer, in which the personal computer system consists of the first type local bus, the second type local bus, one peripheral bus, and master and memory which are coupled on bus, includes bridge coupled between the first type local bus, the second type local bus and the peripheral bus for 1. processing the requests of master on the bus; 2. arbitrating which bus should be taken by which master; 3. converting the cycle flow.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW82109979A TW242183B (en) | 1993-11-26 | 1993-11-26 | Chip set architecture for personal computer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW82109979A TW242183B (en) | 1993-11-26 | 1993-11-26 | Chip set architecture for personal computer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW242183B true TW242183B (en) | 1995-03-01 |
Family
ID=51400947
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW82109979A TW242183B (en) | 1993-11-26 | 1993-11-26 | Chip set architecture for personal computer |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TW242183B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6721833B2 (en) * | 1999-12-15 | 2004-04-13 | Via Technologies, Inc. | Arbitration of control chipsets in bus transaction |
-
1993
- 1993-11-26 TW TW82109979A patent/TW242183B/en active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6721833B2 (en) * | 1999-12-15 | 2004-04-13 | Via Technologies, Inc. | Arbitration of control chipsets in bus transaction |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| NO870415D0 (en) | COMPUTER SYSTEM. | |
| CA2245633A1 (en) | Method and system for simultaneous variable-width bus access in a multiprocessor system | |
| EP0790563A3 (en) | Computer system data I/O by reference among CPUs and multiple memory units | |
| NO922092L (en) | PC WITH LOCAL BUSH ARBITRATION | |
| JPS5635228A (en) | Power supply system for memory device | |
| EP0430500A3 (en) | System and method for atomic access to an input/output device with direct memory access | |
| JPS56166568A (en) | Information processor | |
| JPS56127261A (en) | Multiprocessor system | |
| JPS6428735A (en) | Interruption control system | |
| EP0319280A3 (en) | Apparatus and system of performing distributed processing based on hierarchy structure | |
| JPS5424553A (en) | Control system for data transfer | |
| JPS54157444A (en) | Memory control system | |
| SU1714611A1 (en) | Device for information input | |
| JPS53134334A (en) | Prefetch system in information processor having buffer memory | |
| JPS6418863A (en) | Multiplexing system for input/output interface | |
| JPS5783864A (en) | Multiprocessor system | |
| JPS6433657A (en) | Memory access controller | |
| JPS55150032A (en) | Data transfer system | |
| JPS5572229A (en) | Information processing system | |
| JPS5734202A (en) | Data input and output method for electronic computer | |
| JPS54133042A (en) | Direct memory access system in multi processor | |
| JPS5335342A (en) | Information memory system | |
| JPS641368A (en) | Image forming device | |
| Noorani | Study of design optimization through advanced general element analysis | |
| JPS57168363A (en) | Address converting system |