TW356559B - Method for fabricating semiconductor devices having triple well - Google Patents
Method for fabricating semiconductor devices having triple wellInfo
- Publication number
- TW356559B TW356559B TW086115298A TW86115298A TW356559B TW 356559 B TW356559 B TW 356559B TW 086115298 A TW086115298 A TW 086115298A TW 86115298 A TW86115298 A TW 86115298A TW 356559 B TW356559 B TW 356559B
- Authority
- TW
- Taiwan
- Prior art keywords
- type well
- type
- silicon substrate
- mask
- impurity ions
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
- H10D84/0191—Manufacturing their doped wells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/22—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping using masks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
- H10D84/859—Complementary IGFETs, e.g. CMOS comprising both N-type and P-type wells, e.g. twin-tub
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
- H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Element Separation (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019960080269A KR100220954B1 (ko) | 1996-12-31 | 1996-12-31 | 3중 웰을 갖는 반도체 소자 제조방법 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW356559B true TW356559B (en) | 1999-04-21 |
Family
ID=19493519
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW086115298A TW356559B (en) | 1996-12-31 | 1997-10-17 | Method for fabricating semiconductor devices having triple well |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JP2998730B2 (zh) |
| KR (1) | KR100220954B1 (zh) |
| GB (1) | GB2320802B (zh) |
| TW (1) | TW356559B (zh) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100328455B1 (ko) * | 1997-12-30 | 2002-08-08 | 주식회사 하이닉스반도체 | 반도체소자의제조방법 |
| KR100465606B1 (ko) * | 1998-06-30 | 2005-04-06 | 주식회사 하이닉스반도체 | 반도체소자의 삼중웰 제조방법 |
| KR100524465B1 (ko) * | 2003-06-30 | 2005-10-26 | 주식회사 하이닉스반도체 | 반도체소자의 제조방법 |
| WO2013164210A1 (de) | 2012-05-02 | 2013-11-07 | Elmos Semiconductor Ag | Pmos-transistor mit niedriger schwellspannung sowie verfahren zu seiner herstellung |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2795565B2 (ja) * | 1991-10-08 | 1998-09-10 | シャープ株式会社 | 半導体記憶素子の製造方法 |
| US5702988A (en) * | 1996-05-02 | 1997-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Blending integrated circuit technology |
-
1996
- 1996-12-31 KR KR1019960080269A patent/KR100220954B1/ko not_active Expired - Fee Related
-
1997
- 1997-10-17 TW TW086115298A patent/TW356559B/zh not_active IP Right Cessation
- 1997-10-23 GB GB9722437A patent/GB2320802B/en not_active Expired - Fee Related
- 1997-12-15 JP JP9362537A patent/JP2998730B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| GB9722437D0 (en) | 1997-12-24 |
| KR100220954B1 (ko) | 1999-09-15 |
| JP2998730B2 (ja) | 2000-01-11 |
| GB2320802B (en) | 2002-01-30 |
| KR19980060901A (ko) | 1998-10-07 |
| JPH10209295A (ja) | 1998-08-07 |
| GB2320802A (en) | 1998-07-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4717683A (en) | CMOS process | |
| US4422885A (en) | Polysilicon-doped-first CMOS process | |
| US4769337A (en) | Method of forming selective polysilicon wiring layer to source, drain and emitter regions by implantation through polysilicon layer | |
| US5413944A (en) | Twin tub CMOS process | |
| GB2322005A (en) | Semiconductor device and manufacturing method of the same | |
| JPH0846069A (ja) | 埋込み接合を有する半導体装置の製造方法 | |
| US6051459A (en) | Method of making N-channel and P-channel IGFETs using selective doping and activation for the N-channel gate | |
| US4252574A (en) | Low leakage N-channel SOS transistors and method of making them | |
| TW356559B (en) | Method for fabricating semiconductor devices having triple well | |
| KR100253569B1 (ko) | 3중웰을 가지는 반도체 소자의 제조방법 | |
| US5688710A (en) | Method of fabricating a twin - well CMOS device | |
| US6881617B2 (en) | Manufacturing method for bipolar gate CMOS semiconductor device | |
| JPH05235346A (ja) | 半導体装置及びその製造方法 | |
| JPH0927620A (ja) | 半導体素子の形成方法およびその方法により形成されたmisfet | |
| KR970054087A (ko) | 반도체 소자의 웰 형성방법 | |
| WO1999034433A1 (en) | A method of making a self-aligned disposable gate electrode for advanced cmos design | |
| KR970018259A (ko) | 반도체 소자의 트랜지스터 제조방법 | |
| JPH1027855A (ja) | Cmosトランジスタの製造方法 | |
| EP1035566A2 (en) | Method for forming a buried doped layer with connecting portions within a semiconductive device | |
| JP3309529B2 (ja) | 半導体装置の製造方法 | |
| KR100399069B1 (ko) | 로직 소자의 제조 방법 | |
| JPH0479336A (ja) | 半導体装置の製造方法 | |
| KR100201775B1 (ko) | 반도체 장치 제조 방법 | |
| JP2988067B2 (ja) | 絶縁型電界効果トランジスタの製造方法 | |
| KR100192166B1 (ko) | 반도체 소자의 트윈웰 형성 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |