WO2002011199A3 - Nachführschaltung - Google Patents
Nachführschaltung Download PDFInfo
- Publication number
- WO2002011199A3 WO2002011199A3 PCT/EP2001/008669 EP0108669W WO0211199A3 WO 2002011199 A3 WO2002011199 A3 WO 2002011199A3 EP 0108669 W EP0108669 W EP 0108669W WO 0211199 A3 WO0211199 A3 WO 0211199A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- voltage
- isolation well
- compensation circuit
- integrated transistor
- voltage potential
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
- H10D84/611—Combinations of BJTs and one or more of diodes, resistors or capacitors
- H10D84/613—Combinations of vertical BJTs and one or more of diodes, resistors or capacitors
- H10D84/617—Combinations of vertical BJTs and only diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
- H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
- H10D89/611—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using diodes as protective elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/031—Manufacture or treatment of isolation regions comprising PN junctions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/30—Isolation regions comprising PN junctions
Landscapes
- Bipolar Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Amplifiers (AREA)
Abstract
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002516825A JP4037752B2 (ja) | 2000-08-01 | 2001-07-26 | 追尾回路 |
| EP01969527A EP1305826A2 (de) | 2000-08-01 | 2001-07-26 | Nachführschaltung |
| US10/353,600 US6800926B2 (en) | 2000-08-01 | 2003-01-28 | Tracking circuit |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE10037452.2 | 2000-08-01 | ||
| DE10037452A DE10037452B4 (de) | 2000-08-01 | 2000-08-01 | Nachführschaltung |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US10/353,600 Continuation US6800926B2 (en) | 2000-08-01 | 2003-01-28 | Tracking circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2002011199A2 WO2002011199A2 (de) | 2002-02-07 |
| WO2002011199A3 true WO2002011199A3 (de) | 2002-06-27 |
Family
ID=7650950
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/EP2001/008669 Ceased WO2002011199A2 (de) | 2000-08-01 | 2001-07-26 | Nachführschaltung |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US6800926B2 (de) |
| EP (1) | EP1305826A2 (de) |
| JP (1) | JP4037752B2 (de) |
| DE (1) | DE10037452B4 (de) |
| WO (1) | WO2002011199A2 (de) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10313948B4 (de) * | 2003-03-27 | 2010-07-29 | Infineon Technologies Ag | Schaltung mit einem Hallelement, Verfahren zum Betreiben derselben und Verfahren zum Herstellen derselben |
| US20080128762A1 (en) * | 2006-10-31 | 2008-06-05 | Vora Madhukar B | Junction isolated poly-silicon gate JFET |
| WO2016180756A1 (de) * | 2015-05-11 | 2016-11-17 | Robert Bosch Gmbh | Kontaktviakette als korrosionsdetektor |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59149046A (ja) * | 1983-02-15 | 1984-08-25 | Matsushita Electric Ind Co Ltd | モノリシツクプレナ−プロセス集積回路 |
| EP0314226A2 (de) * | 1987-10-30 | 1989-05-03 | STMicroelectronics S.r.l. | Integrierte Struktur mit aktiven und passiven Komponenten in isolierten Wannen, die mit höheren als die Durchbruchsspannung zwischen jeder Komponente und der entsprechenden Wanne betrieben werden |
| EP0449093A1 (de) * | 1990-03-29 | 1991-10-02 | STMicroelectronics S.r.l. | Schaltungsanordnung zur Verhinderung des Latch-up-Phänomens in vertikalen PNP-Transistoren mit isoliertem Kollektor |
| EP0556743A1 (de) * | 1992-02-17 | 1993-08-25 | STMicroelectronics S.r.l. | Vorrichtung mit Substratisolation |
| EP0742590A2 (de) * | 1995-05-11 | 1996-11-13 | Harris Corporation | Verfahren und Schaltung zum Verhindern einer Vorwärtsvorspannung einer parasitären Diode in einer integrierten Schaltung |
| US5578862A (en) * | 1992-12-30 | 1996-11-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit with layer for isolating elements in substrate |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5039877A (en) * | 1990-08-30 | 1991-08-13 | Micron Technology, Inc. | Low current substrate bias generator |
| DE69407471T2 (de) * | 1993-04-19 | 1998-06-18 | Koninkl Philips Electronics Nv | BiCMOS Gegentaktleistungstreiber mit geringer Phasenverschiebung |
| DE19518524C2 (de) * | 1995-05-19 | 1997-03-20 | Siemens Ag | Schaltungsanordnung zur Verringerung einer Minoritätsträgerinjektion in ein Substrat |
| US5929506A (en) * | 1996-12-06 | 1999-07-27 | Texas Instrument Incorporated | Isolated vertical PNP transistor and methods for making same in a digital BiCMOS process |
| US6498521B1 (en) * | 2001-11-29 | 2002-12-24 | Lsi Logic Corporation | Dynamic supply control for line driver |
-
2000
- 2000-08-01 DE DE10037452A patent/DE10037452B4/de not_active Expired - Fee Related
-
2001
- 2001-07-26 JP JP2002516825A patent/JP4037752B2/ja not_active Expired - Fee Related
- 2001-07-26 EP EP01969527A patent/EP1305826A2/de not_active Withdrawn
- 2001-07-26 WO PCT/EP2001/008669 patent/WO2002011199A2/de not_active Ceased
-
2003
- 2003-01-28 US US10/353,600 patent/US6800926B2/en not_active Expired - Fee Related
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59149046A (ja) * | 1983-02-15 | 1984-08-25 | Matsushita Electric Ind Co Ltd | モノリシツクプレナ−プロセス集積回路 |
| EP0314226A2 (de) * | 1987-10-30 | 1989-05-03 | STMicroelectronics S.r.l. | Integrierte Struktur mit aktiven und passiven Komponenten in isolierten Wannen, die mit höheren als die Durchbruchsspannung zwischen jeder Komponente und der entsprechenden Wanne betrieben werden |
| EP0449093A1 (de) * | 1990-03-29 | 1991-10-02 | STMicroelectronics S.r.l. | Schaltungsanordnung zur Verhinderung des Latch-up-Phänomens in vertikalen PNP-Transistoren mit isoliertem Kollektor |
| EP0556743A1 (de) * | 1992-02-17 | 1993-08-25 | STMicroelectronics S.r.l. | Vorrichtung mit Substratisolation |
| US5578862A (en) * | 1992-12-30 | 1996-11-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit with layer for isolating elements in substrate |
| EP0742590A2 (de) * | 1995-05-11 | 1996-11-13 | Harris Corporation | Verfahren und Schaltung zum Verhindern einer Vorwärtsvorspannung einer parasitären Diode in einer integrierten Schaltung |
Non-Patent Citations (1)
| Title |
|---|
| PATENT ABSTRACTS OF JAPAN vol. 008, no. 281 (E - 286) 21 December 1984 (1984-12-21) * |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2004505465A (ja) | 2004-02-19 |
| JP4037752B2 (ja) | 2008-01-23 |
| US20030183851A1 (en) | 2003-10-02 |
| DE10037452B4 (de) | 2006-07-27 |
| WO2002011199A2 (de) | 2002-02-07 |
| DE10037452A1 (de) | 2002-02-21 |
| EP1305826A2 (de) | 2003-05-02 |
| US6800926B2 (en) | 2004-10-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU9801298A (en) | Porous silicon oxycarbide integrated circuit insulator | |
| TW342496B (en) | Method and apparatus for galvanically isolating two integrated circuits from each other | |
| EP0844737A3 (de) | Eingangs-Buffer und bidirektionaler Buffer für Systeme mit mehreren Spannungen | |
| WO2003041161A3 (en) | High frequency signal isolation in a semiconductor device | |
| AU2002351137A1 (en) | Coupler, integrated electronic component and electronic device | |
| DE69719585D1 (de) | Integrierter Mikrophon/Verstärker-Einheit, und eine Verstärkermodule dafür | |
| WO2002011199A3 (de) | Nachführschaltung | |
| TW200623631A (en) | High frequency integrated circuit | |
| WO2001076071A3 (en) | High voltage cmos signal driver system and method | |
| WO2002099882A3 (en) | Mmic with off-chip bias feed system | |
| EP0920123A3 (de) | Halbleiterschaltung mit Kompensation für Verzerrungen aufgrund von Umgebungstemperaturveränderungen | |
| GB2355121A (en) | A stress-follower circuit configuration | |
| GB0310844D0 (en) | Improvements to resonant line drivers | |
| WO2002027795A3 (en) | Fully synthesisable and highly area efficient very large scale integration (vlsi) electrostatic discharge (esd) protection circuit | |
| EP1087519A3 (de) | Geschalteter Oszillatorkreis, der Isolation zwischen einem ersten und einem zweiten Oszillatorkreis herstellt | |
| WO2007073767A8 (en) | Over-voltage and under voltage protection circuit | |
| AU2001227942A1 (en) | Monolithic temperature compensation scheme for field effect transistor integrated circuits | |
| TW430914B (en) | Method to operate an integrated circuit | |
| EP0846998A3 (de) | Integrierte Halbleiterschaltung zur Messung und digitalen Vorspannung der Schwellenspannung von Transistoren und zugehöriges Verfahren | |
| WO2001056149A3 (en) | Low distortion driving amplifier for integrated filters | |
| KR970003927A (ko) | 전자기 방사가 감소된 반도체 장치 | |
| AU6322000A (en) | Electronic circuit for detecting a change relative to a quiescent condition | |
| EP0772301A3 (de) | Schaltkreis zur Stabilisierung des Ausgangs einer Schaltung mit drei Zuständen | |
| MY124622A (en) | Elimination of soi parasitic bipolar effect. | |
| US20070058305A1 (en) | Method of linearizing ESD capacitance |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A2 Designated state(s): JP US |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| AK | Designated states |
Kind code of ref document: A3 Designated state(s): JP US |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
| DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
| WWE | Wipo information: entry into national phase |
Ref document number: 2001969527 Country of ref document: EP |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 10353600 Country of ref document: US |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2002516825 Country of ref document: JP |
|
| WWP | Wipo information: published in national office |
Ref document number: 2001969527 Country of ref document: EP |