ATE226742T1 - Mehrprozessorsystembrücke - Google Patents

Mehrprozessorsystembrücke

Info

Publication number
ATE226742T1
ATE226742T1 AT99928544T AT99928544T ATE226742T1 AT E226742 T1 ATE226742 T1 AT E226742T1 AT 99928544 T AT99928544 T AT 99928544T AT 99928544 T AT99928544 T AT 99928544T AT E226742 T1 ATE226742 T1 AT E226742T1
Authority
AT
Austria
Prior art keywords
mode
bus
error
bridge
processor system
Prior art date
Application number
AT99928544T
Other languages
English (en)
Inventor
Stephen Rowlinson
Femi A Oyelakin
Paul J Garnett
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Application granted granted Critical
Publication of ATE226742T1 publication Critical patent/ATE226742T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1658—Data re-synchronization of a redundant component, or initial sync of replacement, additional or spare unit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/4031—Coupling between buses using bus bridges with arbitration
    • G06F13/4036—Coupling between buses using bus bridges with arbitration and deadlock prevention
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1683—Temporal synchronisation or re-synchronisation of redundant processing components at instruction level
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/845—Systems in which the redundancy can be transformed in increased performance

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Hardware Redundancy (AREA)
AT99928544T 1998-06-15 1999-06-09 Mehrprozessorsystembrücke ATE226742T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/097,497 US6173351B1 (en) 1998-06-15 1998-06-15 Multi-processor system bridge
PCT/US1999/013086 WO1999066407A1 (en) 1998-06-15 1999-06-09 Multi-processor system bridge

Publications (1)

Publication Number Publication Date
ATE226742T1 true ATE226742T1 (de) 2002-11-15

Family

ID=22263677

Family Applications (1)

Application Number Title Priority Date Filing Date
AT99928544T ATE226742T1 (de) 1998-06-15 1999-06-09 Mehrprozessorsystembrücke

Country Status (7)

Country Link
US (1) US6173351B1 (de)
EP (1) EP1088272B1 (de)
JP (1) JP2002518739A (de)
KR (1) KR20010052813A (de)
AT (1) ATE226742T1 (de)
DE (1) DE69903630T2 (de)
WO (1) WO1999066407A1 (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6587961B1 (en) * 1998-06-15 2003-07-01 Sun Microsystems, Inc. Multi-processor system bridge with controlled access
US6260159B1 (en) * 1998-06-15 2001-07-10 Sun Microsystems, Inc. Tracking memory page modification in a bridge for a multi-processor system
US6625749B1 (en) 1999-12-21 2003-09-23 Intel Corporation Firmware mechanism for correcting soft errors
DE10013665C2 (de) 2000-03-20 2003-11-06 Fresenius Medical Care De Gmbh Medizinisches Gerät mit doppeltem Kommunikationsbus
US20020087614A1 (en) * 2000-08-31 2002-07-04 Andrej Kocev Programmable tuning for flow control and support for CPU hot plug
JO2654B1 (en) 2000-09-04 2012-06-17 شركة جانسين فارماسوتيكا ان. في Multiple aryl caroxa amides are useful as lipid - lowering agents
JO2409B1 (en) 2000-11-21 2007-06-17 شركة جانسين فارماسوتيكا ان. في Second-phenyl carboxy amides are useful as lipid-lowering agents
US6954886B2 (en) * 2001-12-31 2005-10-11 Intel Corporation Deterministic hardware reset for FRC machine
US7194671B2 (en) * 2001-12-31 2007-03-20 Intel Corporation Mechanism handling race conditions in FRC-enabled processors
GB2399913B (en) * 2002-03-19 2004-12-15 Sun Microsystems Inc Fault tolerant computer system
US20030217223A1 (en) * 2002-05-14 2003-11-20 Infineon Technologies North America Corp. Combined command set
US20030214847A1 (en) * 2002-05-14 2003-11-20 Infineon Technologies North America Corp. Wordline pulldown circuit
US6928509B2 (en) * 2002-08-01 2005-08-09 International Business Machines Corporation Method and apparatus for enhancing reliability and scalability of serial storage devices
US7039734B2 (en) * 2002-09-24 2006-05-02 Hewlett-Packard Development Company, L.P. System and method of mastering a serial bus
US6832268B2 (en) * 2002-12-19 2004-12-14 Intel Corporation Mechanism to guarantee forward progress for incoming coherent input/output (I/O) transactions for caching I/O agent on address conflict with processor transactions
US7055060B2 (en) * 2002-12-19 2006-05-30 Intel Corporation On-die mechanism for high-reliability processor
US6963164B2 (en) 2003-09-15 2005-11-08 Colour Star Limited Cold cathode fluorescent lamps
US7194663B2 (en) * 2003-11-18 2007-03-20 Honeywell International, Inc. Protective bus interface and method
US7321985B2 (en) * 2004-02-26 2008-01-22 International Business Machines Corporation Method for achieving higher availability of computer PCI adapters
US7669073B2 (en) * 2005-08-19 2010-02-23 Stratus Technologies Bermuda Ltd. Systems and methods for split mode operation of fault-tolerant computer systems
US7783822B2 (en) * 2007-07-25 2010-08-24 Hewlett-Packard Development Company, L.P. Systems and methods for improving performance of a routable fabric
US9180238B2 (en) 2008-06-11 2015-11-10 Baxter International Inc. Distributed processing system and method for dialysis machines
EP3314488B1 (de) 2015-06-25 2024-03-13 Gambro Lundia AB Medizinisches vorrichtungssystem und verfahren mit einer verteilten datenbank
JP6853162B2 (ja) * 2017-11-20 2021-03-31 ルネサスエレクトロニクス株式会社 半導体装置
US11221899B2 (en) * 2019-09-24 2022-01-11 Arm Limited Efficient memory utilisation in a processing cluster having a split mode and a lock mode

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4700346A (en) * 1985-05-10 1987-10-13 Tandem Computers Incorporated Self-checking, dual railed, leading edge synchronizer
CA1302584C (en) * 1987-07-30 1992-06-02 Alliant Computer Systems Corporation Parallel processing computer in which memory access priorities are varied
US4965717A (en) * 1988-12-09 1990-10-23 Tandem Computers Incorporated Multiple processor system having shared memory with private-write capability
US5153881A (en) * 1989-08-01 1992-10-06 Digital Equipment Corporation Method of handling errors in software
US5226152A (en) * 1990-12-07 1993-07-06 Motorola, Inc. Functional lockstep arrangement for redundant processors
US5991866A (en) * 1992-03-25 1999-11-23 Tm Patents, Lp Method and system for generating a program to facilitate rearrangement of address bits among addresses in a massively parallel processor system
GB2268817B (en) 1992-07-17 1996-05-01 Integrated Micro Products Ltd A fault-tolerant computer system
US5914953A (en) 1992-12-17 1999-06-22 Tandem Computers, Inc. Network message routing using routing table information and supplemental enable information for deadlock prevention
JPH06187257A (ja) * 1992-12-17 1994-07-08 Fujitsu Ltd システムバス制御方式
US5457779A (en) * 1993-01-15 1995-10-10 Silicon Graphics, Inc. System for accessing graphic data in a SIMD processing environment
US5533204A (en) * 1994-04-18 1996-07-02 Compaq Computer Corporation Split transaction protocol for the peripheral component interconnect bus
US5630056A (en) * 1994-09-20 1997-05-13 Stratus Computer, Inc. Digital data processing methods and apparatus for fault detection and fault tolerance
US5586253A (en) 1994-12-15 1996-12-17 Stratus Computer Method and apparatus for validating I/O addresses in a fault-tolerant computer system
US5568097A (en) * 1995-09-25 1996-10-22 International Business Machines Inc. Ultra high availability clock chip
US5870625A (en) * 1995-12-11 1999-02-09 Industrial Technology Research Institute Non-blocking memory write/read mechanism by combining two pending commands write and read in buffer and executing the combined command in advance of other pending command
JP3273539B2 (ja) * 1996-01-19 2002-04-08 シャープ株式会社 スペクトル拡散信号受信機
US5881254A (en) * 1996-06-28 1999-03-09 Lsi Logic Corporation Inter-bus bridge circuit with integrated memory port
US5923830A (en) * 1997-05-07 1999-07-13 General Dynamics Information Systems, Inc. Non-interrupting power control for fault tolerant computer systems
US5991900A (en) * 1998-06-15 1999-11-23 Sun Microsystems, Inc. Bus controller

Also Published As

Publication number Publication date
KR20010052813A (ko) 2001-06-25
EP1088272A1 (de) 2001-04-04
WO1999066407A1 (en) 1999-12-23
US6173351B1 (en) 2001-01-09
DE69903630D1 (de) 2002-11-28
JP2002518739A (ja) 2002-06-25
EP1088272B1 (de) 2002-10-23
DE69903630T2 (de) 2003-07-31

Similar Documents

Publication Publication Date Title
ATE226742T1 (de) Mehrprozessorsystembrücke
ATE216097T1 (de) Prozessorbrücke mit nachschreibspüffer
ATE213554T1 (de) Prozessorbrücke mit registern für verschiedenen daten
EP0757315A3 (de) Schnellfehlendes, funktionellfehlendes, fehlertolerantes Multiprozessorsystem
US5619706A (en) Method and apparatus for switching between interrupt delivery mechanisms within a multi-processor system
AU628497B2 (en) Memory management in high-performance fault-tolerant computer systems
ATE22360T1 (de) Steuerungseinrichtung fuer computerperipherie.
EP0793178A3 (de) Rückschreibpuffer und -verfahren in einem Mehrrechnersystem
DE60008088D1 (de) Mehrprozessorsystem Prüfungsschaltung
DE69507715D1 (de) Busbrücke
ATE216098T1 (de) Mehrprozessorsystem brücke mit zugriffskontrollierung
JPS60181866A (ja) キ−デ−タエミユレ−シヨン方式
US5473770A (en) Fault-tolerant computer system with hidden local memory refresh
ATE213553T1 (de) Prozessorbrücke mit zugriff zum verschiedenen daten
KR970059945A (ko) 비동기 신호 처리성이 향상된 정보 처리 시스템
KR950015097A (ko) 공유메모리를 이용한 이중 프로세서시스템
JP2574821B2 (ja) ダイレクトメモリアクセス・コントローラ
JPS621051A (ja) バス制御装置
JPS6159565A (ja) マルチコンピユ−タシステムの割込入力装置
KR950025550A (ko) 컴퓨터 시스템의 에스램(sram) 공유장치
TW242183B (en) Chip set architecture for personal computer
JPH07262125A (ja) 情報処理装置
JPS6365574A (ja) 認識処理装置
JPS63158660A (ja) マルチプロセツサバス制御方式
JPS6159563A (ja) バス制御方式

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties