ATE390637T1 - Verfahren und vorrichtung zum prüfen integrierter schaltungen - Google Patents

Verfahren und vorrichtung zum prüfen integrierter schaltungen

Info

Publication number
ATE390637T1
ATE390637T1 AT04711445T AT04711445T ATE390637T1 AT E390637 T1 ATE390637 T1 AT E390637T1 AT 04711445 T AT04711445 T AT 04711445T AT 04711445 T AT04711445 T AT 04711445T AT E390637 T1 ATE390637 T1 AT E390637T1
Authority
AT
Austria
Prior art keywords
test
test system
integrated circuits
program development
testing integrated
Prior art date
Application number
AT04711445T
Other languages
English (en)
Inventor
Ankan Pramanick
Mark Elston
Leon Chen
Robert Sauer
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp filed Critical Advantest Corp
Application granted granted Critical
Publication of ATE390637T1 publication Critical patent/ATE390637T1/de

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318307—Generation of test inputs, e.g. test vectors, patterns or sequences computer-aided, e.g. automatic test program generator [ATPG], program translations, test program debugging
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequences by preliminary fault modelling, e.g. analysis, simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31907—Modular tester, e.g. controlling and coordinating instruments in a bus based architecture

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
AT04711445T 2003-02-14 2004-02-16 Verfahren und vorrichtung zum prüfen integrierter schaltungen ATE390637T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US44783903P 2003-02-14 2003-02-14
US44962203P 2003-02-24 2003-02-24

Publications (1)

Publication Number Publication Date
ATE390637T1 true ATE390637T1 (de) 2008-04-15

Family

ID=39265262

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04711445T ATE390637T1 (de) 2003-02-14 2004-02-16 Verfahren und vorrichtung zum prüfen integrierter schaltungen

Country Status (3)

Country Link
US (6) US20040225459A1 (de)
AT (1) ATE390637T1 (de)
DE (1) DE602004012714T2 (de)

Families Citing this family (148)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7197417B2 (en) 2003-02-14 2007-03-27 Advantest America R&D Center, Inc. Method and structure to develop a test program for semiconductor integrated circuits
US7184917B2 (en) 2003-02-14 2007-02-27 Advantest America R&D Center, Inc. Method and system for controlling interchangeable components in a modular test system
US20040225459A1 (en) * 2003-02-14 2004-11-11 Advantest Corporation Method and structure to develop a test program for semiconductor integrated circuits
US7051304B2 (en) * 2003-05-01 2006-05-23 Sun Microsystems, Inc. Distributed infiniband verification protocol
US6898534B2 (en) * 2003-05-05 2005-05-24 Texas Instruments Incorporated DC measurement method and system using sigma-delta modulation pattern
US20050097565A1 (en) * 2003-10-31 2005-05-05 Udo Klein Gathering message information
TW200535604A (en) * 2004-04-16 2005-11-01 Hon Hai Prec Ind Co Ltd Test data collection and management system and method
US7210087B2 (en) * 2004-05-22 2007-04-24 Advantest America R&D Center, Inc. Method and system for simulating a modular test system
US7197416B2 (en) * 2004-05-22 2007-03-27 Advantest America R&D Center, Inc. Supporting calibration and diagnostics in an open architecture test system
US7430486B2 (en) * 2004-05-22 2008-09-30 Advantest America R&D Center, Inc. Datalog support in a modular test system
US20060020553A1 (en) * 2004-07-26 2006-01-26 Septon Daven W License proxy process to facilitate license sharing between a plurality of applications
US20060036907A1 (en) * 2004-08-11 2006-02-16 Emc Corporation Area-and product-independent test automation system and method for automatically synchronizing tests of multiple devices
DE102004041822A1 (de) * 2004-08-27 2006-03-02 Robert Bosch Gmbh Funktionseinheit zur Ausführung von logischen Testfällen auf einem an eine zu prüfende Einheit angekoppelten Testsystem und entsprechendes Verfahren
US7457832B2 (en) * 2004-08-31 2008-11-25 Microsoft Corporation Verifying dynamically generated operations on a data store
US7516058B2 (en) * 2004-09-21 2009-04-07 Faraday Technology Corp. Method for IP characterization and path finding, and computer readable recording medium for storing program thereof
GB2418750A (en) * 2004-10-01 2006-04-05 Nec Technologies DLL component having export function through an interface
US8082541B2 (en) * 2004-12-09 2011-12-20 Advantest Corporation Method and system for performing installation and configuration management of tester instrument modules
US20060126799A1 (en) * 2004-12-15 2006-06-15 Microsoft Corporation Fault injection
WO2006081869A1 (de) * 2004-12-23 2006-08-10 Airbus Deutschland Gmbh Vorrichtung und verfahren zum testen von komponenten und systemen
US7539977B1 (en) * 2005-01-21 2009-05-26 Xilinx, Inc. Automatic bug isolation in computer programming languages
US7543200B2 (en) * 2005-02-17 2009-06-02 Advantest Corporation Method and system for scheduling tests in a parallel test system
US8214800B2 (en) * 2005-03-02 2012-07-03 Advantest Corporation Compact representation of vendor hardware module revisions in an open architecture test system
JP4820560B2 (ja) * 2005-03-07 2011-11-24 株式会社アドバンテスト 試験装置、試験方法、電子デバイスの生産方法、試験シミュレータ、及び試験シミュレーション方法
JP2006275986A (ja) * 2005-03-30 2006-10-12 Advantest Corp 診断プログラム、切替プログラム、試験装置、および診断方法
US7253607B2 (en) * 2005-04-29 2007-08-07 Teradyne, Inc. Site-aware objects
US7487422B2 (en) * 2005-04-29 2009-02-03 Teradyne, Inc. Delayed processing of site-aware objects
US7254508B2 (en) * 2005-04-29 2007-08-07 Teradyne, Inc. Site loops
JP4427002B2 (ja) * 2005-05-20 2010-03-03 株式会社アドバンテスト 半導体試験用プログラムデバッグ装置
US7668234B2 (en) * 2005-06-14 2010-02-23 Anritsu Corp. Test signal generating apparatus for communications equipment and test signal generating method for communications equipment
US20070022349A1 (en) * 2005-07-07 2007-01-25 Agilent Technologies, Inc. Test apparatus with tester channel availability identification
US20070038851A1 (en) * 2005-08-12 2007-02-15 Babaria Amit G Method for programming secure data into integrated circuits
JP4935044B2 (ja) * 2005-10-11 2012-05-23 セイコーエプソン株式会社 紫外線硬化インクセット及び画像記録方法
US7673199B2 (en) * 2006-02-03 2010-03-02 Teradyne, Inc. Multi-stream interface for parallel test processing
JP4153957B2 (ja) * 2006-02-27 2008-09-24 株式会社アドバンテスト 試験システム、付加装置および試験方法
WO2007098805A1 (en) * 2006-02-28 2007-09-07 Mentor Graphics Corp. Monitoring physical parameters in an emulation environment
US7567947B2 (en) 2006-04-04 2009-07-28 Optimaltest Ltd. Methods and systems for semiconductor testing using a testing scenario language
US7853828B2 (en) * 2006-05-11 2010-12-14 Verigy (Singapore) Pte. Ltd. Graphically extensible, hardware independent method to inspect and modify state of test equipment
US7590903B2 (en) * 2006-05-15 2009-09-15 Verigy (Singapore) Pte. Ltd. Re-configurable architecture for automated test equipment
US8332818B1 (en) 2006-06-26 2012-12-11 Versata Development Group, Inc. Flash testing framework
US7532024B2 (en) * 2006-07-05 2009-05-12 Optimaltest Ltd. Methods and systems for semiconductor testing using reference dice
US8065663B2 (en) * 2006-07-10 2011-11-22 Bin1 Ate, Llc System and method for performing processing in a testing system
WO2008020840A2 (en) * 2006-08-15 2008-02-21 Texas Instruments Incorporated Method for programming secure data into integrated circuits
US8131644B2 (en) 2006-08-29 2012-03-06 Sap Ag Formular update
US8065661B2 (en) * 2006-08-29 2011-11-22 Sap Ag Test engine
US7590954B2 (en) 2006-10-31 2009-09-15 Litepoint Corp. Test solution development method
US7640132B2 (en) * 2007-04-23 2009-12-29 Advantest Corporation Recording medium and test apparatus
US8037355B2 (en) * 2007-06-07 2011-10-11 Texas Instruments Incorporated Powering up adapter and scan test logic TAP controllers
CN101755220A (zh) * 2007-07-17 2010-06-23 爱德万测试株式会社 测试装置、电路装置以及程序
US8131387B2 (en) * 2007-08-09 2012-03-06 Teradyne, Inc. Integrated high-efficiency microwave sourcing control process
US8140986B2 (en) * 2007-09-27 2012-03-20 International Business Machines Corporation Generating test scenarios using reusable triggers indicating graphical user interface (GUI) elements and actions
US8310270B2 (en) * 2007-10-04 2012-11-13 Teradyne, Inc. Emulating behavior of a legacy test system
US20090119542A1 (en) * 2007-11-05 2009-05-07 Advantest Corporation System, method, and program product for simulating test equipment
US7809520B2 (en) * 2007-11-05 2010-10-05 Advantest Corporation Test equipment, method for loading test plan and program product
US20090119084A1 (en) * 2007-11-05 2009-05-07 Advantest Corporation System, method, and program product for simulating test equipment
US8402438B1 (en) 2007-12-03 2013-03-19 Cadence Design Systems, Inc. Method and system for generating verification information and tests for software
US8156474B2 (en) * 2007-12-28 2012-04-10 Cadence Design Systems, Inc. Automation of software verification
US7983893B2 (en) 2008-01-08 2011-07-19 Mentor Graphics Corporation Fault support in an emulation environment
US8214195B2 (en) * 2008-03-21 2012-07-03 Mentor Graphics Corporation Testing in a hardware emulation environment
US20090248390A1 (en) * 2008-03-31 2009-10-01 Eric Durand Trace debugging in a hardware emulation environment
DE102008022132A1 (de) * 2008-05-05 2009-11-19 Airbus Deutschland Gmbh Verfahren zum Konfigurieren einer Testeinrichtung, Testverfahren und Testeinrichtung
KR101452959B1 (ko) * 2008-06-02 2014-10-24 삼성전자주식회사 실장형 테스트 장비 및 그 방법
EP2321751A4 (de) * 2008-07-07 2014-03-05 Quali Systems Ltd System und verfahren für automatische hardware- und softwaresequenzierung eines cad-funktionstests
US8171045B2 (en) * 2008-07-31 2012-05-01 Xsevo Systems, Inc. Record based code structure
US8005639B2 (en) * 2008-09-04 2011-08-23 Flextronics Ap, Llc Compact framework for automated testing
US8504344B2 (en) * 2008-09-30 2013-08-06 Cadence Design Systems, Inc. Interface between a verification environment and a hardware acceleration engine
US8135659B2 (en) 2008-10-01 2012-03-13 Sap Ag System configuration comparison to identify process variation
US8396893B2 (en) * 2008-12-11 2013-03-12 Sap Ag Unified configuration of multiple applications
US8255429B2 (en) 2008-12-17 2012-08-28 Sap Ag Configuration change without disruption of incomplete processes
US8112249B2 (en) * 2008-12-22 2012-02-07 Optimaltest Ltd. System and methods for parametric test time reduction
US8893086B2 (en) 2009-09-11 2014-11-18 International Business Machines Corporation System and method for resource modeling and simulation in test planning
US8495583B2 (en) 2009-09-11 2013-07-23 International Business Machines Corporation System and method to determine defect risks in software solutions
US10235269B2 (en) * 2009-09-11 2019-03-19 International Business Machines Corporation System and method to produce business case metrics based on defect analysis starter (DAS) results
US8578341B2 (en) 2009-09-11 2013-11-05 International Business Machines Corporation System and method to map defect reduction data to organizational maturity profiles for defect projection modeling
US8527955B2 (en) 2009-09-11 2013-09-03 International Business Machines Corporation System and method to classify automated code inspection services defect output for defect analysis
US8539438B2 (en) 2009-09-11 2013-09-17 International Business Machines Corporation System and method for efficient creation and reconciliation of macro and micro level test plans
US8094566B2 (en) * 2009-12-24 2012-01-10 Advantest Corporation Test apparatus and test method
SG182469A1 (en) * 2010-01-20 2012-08-30 Advantest Singapore Pte Ltd Method and apparatus for testing a device-under-test
US8539446B2 (en) * 2010-02-22 2013-09-17 Satwant Kaur Reduced interoperability validation sets for multi-feature products
US8621426B2 (en) * 2010-02-22 2013-12-31 Intel Corporation Automated top down process to minimize test configurations for multi-feature products
JP2012064284A (ja) * 2010-09-17 2012-03-29 Toshiba Corp メモリテスタ
US8776014B2 (en) * 2010-09-23 2014-07-08 Microsoft Corporation Software build analysis
TWI450118B (zh) * 2010-11-02 2014-08-21 Global Unichip Corp 混合的電子設計系統及其可重組連接矩陣
US8839057B2 (en) * 2011-02-03 2014-09-16 Arm Limited Integrated circuit and method for testing memory on the integrated circuit
TW201301135A (zh) * 2011-06-16 2013-01-01 Hon Hai Prec Ind Co Ltd 零件資料轉檔系統及方法
US9104795B2 (en) * 2011-06-28 2015-08-11 International Business Machines Corporation Integrating compiler warnings into a debug session
US8661293B2 (en) * 2011-06-30 2014-02-25 International Business Machines Corporation Test architecture based on intelligent test sequence
US20130007517A1 (en) * 2011-06-30 2013-01-03 International Business Machines Corporation Checkpoint Recovery Utility for Programs and Compilers
US8793535B2 (en) * 2011-07-21 2014-07-29 Microsoft Corporation Optimizing system usage when running quality tests in a virtual machine environment
EP2557501B1 (de) * 2011-08-11 2016-03-16 Intel Deutschland GmbH Schaltungsanordnung und Prüfverfahren dafür
US9939488B2 (en) * 2011-08-31 2018-04-10 Teseda Corporation Field triage of EOS failures in semiconductor devices
US9098633B2 (en) * 2011-09-07 2015-08-04 Hewlett-Packard Indigo B.V. Application testing
US10048304B2 (en) * 2011-10-25 2018-08-14 Teradyne, Inc. Test system supporting simplified configuration for controlling test block concurrency
TWI447410B (zh) * 2011-12-19 2014-08-01 海華科技股份有限公司 測試多組無線射頻模組之測試系統及方法
US9489184B2 (en) 2011-12-30 2016-11-08 Oracle International Corporation Adaptive selection of programming language versions for compilation of software programs
JP5841458B2 (ja) * 2012-03-01 2016-01-13 株式会社アドバンテスト 試験装置および試験モジュール
JP2013250250A (ja) 2012-06-04 2013-12-12 Advantest Corp テスターハードウェアおよびそれを用いた試験システム
US8782581B2 (en) * 2012-07-12 2014-07-15 Mentor Graphics Corporation Test bench hierarchy and connectivity in a debugging environment
US9582625B2 (en) 2012-06-22 2017-02-28 Mentor Graphics Corporation Test bench transaction synchronization in a debugging environment
US8893065B2 (en) 2012-07-11 2014-11-18 Mentor Graphics Corporation Biometric markers in a debugging environment
US9217772B2 (en) * 2012-07-31 2015-12-22 Infineon Technologies Ag Systems and methods for characterizing devices
US8918763B2 (en) * 2013-01-30 2014-12-23 Hewlett-Packard Development Company, L.P. Marked test script creation
US10162007B2 (en) 2013-02-21 2018-12-25 Advantest Corporation Test architecture having multiple FPGA based hardware accelerator blocks for testing multiple DUTs independently
US10161993B2 (en) 2013-02-21 2018-12-25 Advantest Corporation Tester with acceleration on memory and acceleration for automatic pattern generation within a FPGA block
US9952276B2 (en) * 2013-02-21 2018-04-24 Advantest Corporation Tester with mixed protocol engine in a FPGA block
US11009550B2 (en) 2013-02-21 2021-05-18 Advantest Corporation Test architecture with an FPGA based test board to simulate a DUT or end-point
US9274911B2 (en) 2013-02-21 2016-03-01 Advantest Corporation Using shared pins in a concurrent test execution environment
US9810729B2 (en) 2013-02-28 2017-11-07 Advantest Corporation Tester with acceleration for packet building within a FPGA block
DE102013006012A1 (de) * 2013-04-09 2014-10-09 Airbus Defence and Space GmbH Mehrbenutzerfähige Testumgebung für eine Mehrzahl von Testobjekten
US9785542B2 (en) 2013-04-16 2017-10-10 Advantest Corporation Implementing edit and update functionality within a development environment used to compile test plans for automated semiconductor device testing
US9785526B2 (en) 2013-04-30 2017-10-10 Advantest Corporation Automated generation of a test class pre-header from an interactive graphical user interface
US20140358514A1 (en) * 2013-05-31 2014-12-04 Nvidia Corporation System and method for automatically generating offline result emulation files from a testflow
JP2014235127A (ja) * 2013-06-04 2014-12-15 株式会社アドバンテスト 試験システム、制御プログラム、コンフィギュレーションデータの書込方法
US9310427B2 (en) 2013-07-24 2016-04-12 Advantest Corporation High speed tester communication interface between test slice and trays
US9170290B1 (en) 2013-08-23 2015-10-27 Audyssey Laboratories, Inc. Method for asynchronous impulse response measurement between separately clocked systems
US9329875B2 (en) * 2014-04-28 2016-05-03 International Business Machines Corporation Global entry point and local entry point for callee function
TWI569028B (zh) * 2014-05-02 2017-02-01 塞拉有限公司 除錯系統
US10320612B2 (en) * 2014-06-20 2019-06-11 Tellabs Operations, Inc. Method and apparatus for providing automatic node configuration using a dongle
EP3032270A1 (de) * 2014-12-12 2016-06-15 Airbus Defence and Space, S.A. Verfahren und System zur Durchführung von elektrischen Tests für komplexe Vorrichtungen
US9424081B2 (en) 2014-12-15 2016-08-23 Microsoft Technology Licensing, Llc Managing callback operations in emulated environments
US9494651B2 (en) * 2015-01-08 2016-11-15 Honeywell Limited Method for testing embedded systems
US9627000B1 (en) * 2015-12-14 2017-04-18 Facebook, Inc. Canary testing for storage devices
US10783311B2 (en) 2016-10-31 2020-09-22 Synopsys, Inc. DRC processing tool for early stage IC layout designs
US10598722B1 (en) 2016-12-23 2020-03-24 Advanced Testing Technologies, Inc. Automated waveform analysis methods using a parallel automated development system
US9739827B1 (en) * 2016-12-23 2017-08-22 Advanced Testing Technologies, Inc. Automated waveform analysis using a parallel automated development system
CN107025171A (zh) * 2017-03-10 2017-08-08 深圳航天科技创新研究院 一种实现虚拟验证系统故障注入的方法
US10191736B2 (en) * 2017-04-28 2019-01-29 Servicenow, Inc. Systems and methods for tracking configuration file changes
US10564219B2 (en) * 2017-07-27 2020-02-18 Teradyne, Inc. Time-aligning communication channels
US11002787B2 (en) * 2018-03-06 2021-05-11 Advantest Corporation Scalable platform for system level testing
US12487286B2 (en) 2018-05-16 2025-12-02 Advantest Corporation Diagnostic tool for traffic capture with known signature database
KR102583174B1 (ko) 2018-06-12 2023-09-26 삼성전자주식회사 테스트 인터페이스 보드, 이를 포함하는 테스트 시스템 및 이의 동작 방법
US10628276B2 (en) 2018-06-29 2020-04-21 International Business Machines Corporation Unit test framework for testing code in a gateway service
WO2020063483A1 (en) * 2018-09-28 2020-04-02 Changxin Memory Technologies, Inc. Chip test method, apparatus, device, and system
US11156659B2 (en) * 2018-11-13 2021-10-26 Advantest Corporation Optimization and scheduling of the handling of devices in the automation process
CN109446718B (zh) * 2018-11-15 2023-06-20 清能华控科技有限公司 一种保护装置和控制装置的可视化开发方法及系统
WO2020105130A1 (ja) 2018-11-20 2020-05-28 三菱電機株式会社 通信システム、リスト参照局、リスト配信局、通信方法、および通信プログラム
US10976361B2 (en) 2018-12-20 2021-04-13 Advantest Corporation Automated test equipment (ATE) support framework for solid state device (SSD) odd sector sizes and protection modes
CN113518976A (zh) * 2019-01-10 2021-10-19 特克特朗尼克公司 使用动态应用构建器的分解的分布式测量分析系统
US11137910B2 (en) 2019-03-04 2021-10-05 Advantest Corporation Fast address to sector number/offset translation to support odd sector size testing
US11237202B2 (en) 2019-03-12 2022-02-01 Advantest Corporation Non-standard sector size system support for SSD testing
US10866885B2 (en) * 2019-03-29 2020-12-15 Intel Corporation Programmatically generating software test libraries for functional safety
US10884847B1 (en) 2019-08-20 2021-01-05 Advantest Corporation Fast parallel CRC determination to support SSD testing
TWI773140B (zh) * 2020-03-05 2022-08-01 日商愛德萬測試股份有限公司 用於流量捕獲及除錯工具之圖形使用者介面
US11650893B2 (en) * 2020-03-31 2023-05-16 Advantest Corporation Multiple name space test systems and methods
CN111611007B (zh) * 2020-05-21 2023-08-29 掌阅科技股份有限公司 基于脚本实现的应用程序安装包的打包方法及设备
CN112134861B (zh) * 2020-09-11 2023-04-07 杭州安恒信息安全技术有限公司 攻防演练设备
CN113051114A (zh) * 2021-03-19 2021-06-29 无锡市软测认证有限公司 一种用于提高芯片测试效率的方法
US12450151B1 (en) * 2022-07-27 2025-10-21 Form Energy, Inc. System and method for large volume design, build, and test
TWI847363B (zh) * 2022-11-14 2024-07-01 華邦電子股份有限公司 積體電路測試方法及裝置

Family Cites Families (77)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2150696B (en) * 1983-11-25 1988-09-01 Mars Inc Automatic test equipment
US4758920A (en) 1987-03-02 1988-07-19 Oneac Corporation Telephone and data overvoltage protection apparatus
JP2587941B2 (ja) 1987-05-29 1997-03-05 株式会社 アドバンテスト Ｉｃテストシステム
JP2583057B2 (ja) 1987-05-29 1997-02-19 株式会社 アドバンテスト Ｉｃテストシステム
JPS63315971A (ja) 1987-06-19 1988-12-23 Advantest Corp Ｉｃテストシステム
JPH02246841A (ja) 1989-03-17 1990-10-02 Hitachi Ltd 自動車の制御装置及び制御方法
US5025205A (en) * 1989-06-22 1991-06-18 Texas Instruments Incorporated Reconfigurable architecture for logic test system
JPH03130839A (ja) 1989-10-17 1991-06-04 Chubu Nippon Denki Software Kk オンラインシミュレーション方式
US5181201A (en) * 1990-02-07 1993-01-19 General Dynamics Land Systems Inc. Interface chip device
US5675544A (en) 1990-06-25 1997-10-07 Texas Instruments Incorporated Method and apparatus for parallel testing of memory circuits
JPH04180127A (ja) 1990-11-15 1992-06-26 Oki Electric Ind Co Ltd クラスのファイル化方法
JPH04204271A (ja) 1990-11-30 1992-07-24 Mitsubishi Electric Corp Ｉｃのテスト装置
JPH0561657A (ja) 1991-09-04 1993-03-12 Pfu Ltd プログラム編集方式
US5262716A (en) * 1992-04-21 1993-11-16 Hewlett-Packard Company Tester calibration procedure which includes fixturing
US5425036A (en) * 1992-09-18 1995-06-13 Quickturn Design Systems, Inc. Method and apparatus for debugging reconfigurable emulation systems
US5371883A (en) * 1993-03-26 1994-12-06 International Business Machines Corporation Method of testing programs in a distributed environment
US5488573A (en) * 1993-09-02 1996-01-30 Matsushita Electric Industrial Co., Ltd. Method for generating test programs
US6055659A (en) * 1999-02-26 2000-04-25 Texas Instruments Incorporated Boundary scan with latching output buffer and weak input buffer
US5748642A (en) * 1995-09-25 1998-05-05 Credence Systems Corporation Parallel processing integrated circuit tester
US5668745A (en) * 1995-10-20 1997-09-16 Lsi Logic Corporation Method and apparatus for testing of semiconductor devices
JP3302547B2 (ja) 1995-12-05 2002-07-15 株式会社ピーエフユー 論理シミュレータにおけるテストベクタの作成方法およびシステム
US5991907A (en) * 1996-02-02 1999-11-23 Lucent Technologies Inc. Method for testing field programmable gate arrays
US5905883A (en) * 1996-04-15 1999-05-18 Sun Microsystems, Inc. Verification system for circuit simulator
US5892949A (en) 1996-08-30 1999-04-06 Schlumberger Technologies, Inc. ATE test programming architecture
US5841967A (en) * 1996-10-17 1998-11-24 Quickturn Design Systems, Inc. Method and apparatus for design verification using emulation and simulation
US5951704A (en) * 1997-02-19 1999-09-14 Advantest Corp. Test system emulator
US6026230A (en) * 1997-05-02 2000-02-15 Axis Systems, Inc. Memory simulation system and method
US6785873B1 (en) * 1997-05-02 2004-08-31 Axis Systems, Inc. Emulation system with multiple asynchronous clocks
US6009256A (en) * 1997-05-02 1999-12-28 Axis Systems, Inc. Simulation/emulation system and method
US6182258B1 (en) * 1997-06-03 2001-01-30 Verisity Ltd. Method and apparatus for test generation during circuit design
US5828674A (en) 1997-09-16 1998-10-27 Teradyne, Inc. Production interface for integrated circuit test system
US6163805A (en) * 1997-10-07 2000-12-19 Hewlett-Packard Company Distributed automated testing system
US6028439A (en) * 1997-10-31 2000-02-22 Credence Systems Corporation Modular integrated circuit tester with distributed synchronization and control
US6202182B1 (en) * 1998-06-30 2001-03-13 Lucent Technologies Inc. Method and apparatus for testing field programmable gate arrays
US6195774B1 (en) * 1998-08-13 2001-02-27 Xilinx, Inc. Boundary-scan method using object-oriented programming language
US6061283A (en) 1998-10-23 2000-05-09 Advantest Corp. Semiconductor integrated circuit evaluation system
JP2000163456A (ja) 1998-11-25 2000-06-16 Hitachi Ltd 論理検証方法
US6185708B1 (en) 1998-11-27 2001-02-06 Advantest Corp. Maintenance free test system
US6601018B1 (en) 1999-02-04 2003-07-29 International Business Machines Corporation Automatic test framework system and method in software component testing
JP3942765B2 (ja) * 1999-03-15 2007-07-11 株式会社アドバンテスト 半導体デバイスシミュレート装置及びそれを用いた半導体試験用プログラムデバッグ装置
US6427223B1 (en) 1999-04-30 2002-07-30 Synopsys, Inc. Method and apparatus for adaptive verification of circuit designs
US6678643B1 (en) 1999-06-28 2004-01-13 Advantest Corp. Event based semiconductor test system
US6476628B1 (en) 1999-06-28 2002-11-05 Teradyne, Inc. Semiconductor parallel tester
US6405364B1 (en) * 1999-08-31 2002-06-11 Accenture Llp Building techniques in a development architecture framework
US6631487B1 (en) * 1999-09-27 2003-10-07 Lattice Semiconductor Corp. On-line testing of field programmable gate array resources
US20020138244A1 (en) * 1999-09-30 2002-09-26 Meyer Steven J. Simulator independent object code HDL simulation using PLI
US6629282B1 (en) * 1999-11-05 2003-09-30 Advantest Corp. Module based flexible semiconductor test system
JP2001184225A (ja) * 1999-12-27 2001-07-06 Toshiba Microelectronics Corp エミュレータ及びエミュレート方法
JP2001195275A (ja) 2000-01-11 2001-07-19 Advantest Corp 半導体試験装置のプログラム実行方式
US6970814B1 (en) * 2000-03-30 2005-11-29 International Business Machines Corporation Remote IP simulation modeling
US6651204B1 (en) * 2000-06-01 2003-11-18 Advantest Corp. Modular architecture for memory testing on event based test system
ATE298904T1 (de) * 2000-07-07 2005-07-15 Sun Microsystems Inc Prüfung eines softwarepakets
CN1154045C (zh) 2000-07-25 2004-06-16 华为技术有限公司 一种跨平台的联合仿真系统
JP3822044B2 (ja) * 2000-09-25 2006-09-13 株式会社東芝 設計検証システム、設計検証方法および設計検証プログラムを格納したコンピュータ読取り可能な記録媒体
CA2321346A1 (en) 2000-09-28 2002-03-28 Stephen K. Sunter Method, system and program product for testing and/or diagnosing circuits using embedded test controller access data
US6892328B2 (en) * 2000-09-29 2005-05-10 Tanisys Technology, Inc. Method and system for distributed testing of electronic devices
US6868513B1 (en) * 2000-10-26 2005-03-15 International Business Machines Corporation Automated multi-device test process and system
JP4574894B2 (ja) * 2001-05-10 2010-11-04 株式会社アドバンテスト 半導体試験用プログラムデバッグ装置
DE10126591B4 (de) * 2001-05-31 2016-01-14 Polaris Innovations Ltd. Testvorrichtung für dynamische Speichermodule
US6779140B2 (en) * 2001-06-29 2004-08-17 Agilent Technologies, Inc. Algorithmically programmable memory tester with test sites operating in a slave mode
US6920461B2 (en) * 2001-07-10 2005-07-19 Microsoft Corp. Application program interface for network software platform
US6782336B2 (en) * 2001-09-17 2004-08-24 Hewlett-Packard Development Company, L.P. Test outputs using an idle bus
KR100442696B1 (ko) * 2001-12-19 2004-08-02 삼성전자주식회사 반도체 메모리 소자의 병렬 테스트 시스템
KR100936855B1 (ko) * 2002-04-11 2010-01-14 가부시키가이샤 어드밴티스트 Ａｓｉｃ/ｓｏｃ 제조시에 프로토타입-홀드를 방지하기위한 제조 방법 및 장치
US7055135B2 (en) * 2002-05-06 2006-05-30 Sun Microsystems, Inc. Method for debugging an integrated circuit
US6976105B1 (en) * 2002-12-11 2005-12-13 Cypress Semiconductor Corp. Apparatus and method for attaching multiple devices to a host
US6779170B1 (en) * 2002-12-11 2004-08-17 Nvidia Corporation Method and apparatus for performing logic emulation
US7460988B2 (en) * 2003-03-31 2008-12-02 Advantest Corporation Test emulator, test module emulator, and record medium storing program therein
US7197417B2 (en) 2003-02-14 2007-03-27 Advantest America R&D Center, Inc. Method and structure to develop a test program for semiconductor integrated circuits
US20040225459A1 (en) 2003-02-14 2004-11-11 Advantest Corporation Method and structure to develop a test program for semiconductor integrated circuits
US7209851B2 (en) * 2003-02-14 2007-04-24 Advantest America R&D Center, Inc. Method and structure to develop a test program for semiconductor integrated circuits
TWI344595B (en) 2003-02-14 2011-07-01 Advantest Corp Method and structure to develop a test program for semiconductor integrated circuits
US7290192B2 (en) * 2003-03-31 2007-10-30 Advantest Corporation Test apparatus and test method for testing plurality of devices in parallel
US7184917B2 (en) * 2003-02-14 2007-02-27 Advantest America R&D Center, Inc. Method and system for controlling interchangeable components in a modular test system
US7430486B2 (en) * 2004-05-22 2008-09-30 Advantest America R&D Center, Inc. Datalog support in a modular test system
US7210087B2 (en) 2004-05-22 2007-04-24 Advantest America R&D Center, Inc. Method and system for simulating a modular test system
US7197416B2 (en) 2004-05-22 2007-03-27 Advantest America R&D Center, Inc. Supporting calibration and diagnostics in an open architecture test system

Also Published As

Publication number Publication date
DE602004012714D1 (de) 2008-05-08
US7437261B2 (en) 2008-10-14
US20100192135A1 (en) 2010-07-29
US20050039079A1 (en) 2005-02-17
DE602004012714T2 (de) 2009-04-16
US20040225459A1 (en) 2004-11-11
US20080016396A1 (en) 2008-01-17
US8255198B2 (en) 2012-08-28
US20080010524A1 (en) 2008-01-10
US20040225465A1 (en) 2004-11-11

Similar Documents

Publication Publication Date Title
ATE390637T1 (de) Verfahren und vorrichtung zum prüfen integrierter schaltungen
TW200508855A (en) Method and structure to develop a test program for semiconductor integrated circuits
DE60104854D1 (de) System und verfahren zur prüfung von integrierten schaltungen
ATE399331T1 (de) Verfahren und vorrichtung für eingebetteten eingebauten selbsttest (bist) elektronischer schaltungen und systeme
EP1360513A4 (de) Mehrfacherfassungs-dft-system zum detektieren oder auffinden von überschreitenden taktbereichsfehlern während der selbstprüfung oder scan-prüfung
ATE297944T1 (de) Verfahren und vorrichtung zur gel-freien qualitativen proteomanalyse und deren verwendungen
WO2005010932A3 (en) Mask network design for scan-based integrated circuits
ATE410700T1 (de) Verfahren und vorrichtung zur bereitstellung eines optimierten zugangs zu schaltungen zum debuggen, programmieren und prüfen
ATE374951T1 (de) Verfahren und system zum selektiven maskieren von testantworten
DE69430637D1 (de) Vorrichtung und verfahren zum testen von integrierten schaltkreisen
MY124258A (en) Method of testing electronic components and testing apparatus for electronic components
US7047174B2 (en) Method for producing test patterns for testing an integrated circuit
GB2382663A (en) System and method for testing integrated circuit devices
DE60110199D1 (de) Testzugriffs-portsteuerungsvorrichtung (tap) und verfahren zur beseitigung interner intermediärer abtastprüffehler
US20060248424A1 (en) Methods and apparatus for incorporating IDDQ testing into logic BIST
TW200717276A (en) Development of assertions for integrated circuit design simulation
JP2006105997A (ja) 電子デバイスにスキャンパターンを提供する方法および装置
TW200608030A (en) Testing method and testing circuit for a semiconductor device
WO2004078131A3 (en) Evaluating effects of exposure conditions on drug samples over time
EP0397937A3 (de) Steuerung-System und -Verfahren für automatisiertes Parameterprüfgerät
ATE233903T1 (de) Verfahren zum prüfen von elektronischen komponenten
Celeiro et al. Defect-oriented IC test and diagnosis using VHDL fault simulation
ATE464571T1 (de) Verfahren und testvorrichtung zur prüfung integrierter schaltungen
Ionel et al. Normalized Cross Correlation based Solution for Automated Optical Inspection during Boundary Scan Testing
TW200615561A (en) Digital logic test method to systematically approach functional coverage completely and related apparatus and system

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties