CA2009717A1 - Systeme de multitraitement a repertoire de pages actives unique reduisant le temps systeme de traitement - Google Patents

Systeme de multitraitement a repertoire de pages actives unique reduisant le temps systeme de traitement

Info

Publication number
CA2009717A1
CA2009717A1 CA 2009717 CA2009717A CA2009717A1 CA 2009717 A1 CA2009717 A1 CA 2009717A1 CA 2009717 CA2009717 CA 2009717 CA 2009717 A CA2009717 A CA 2009717A CA 2009717 A1 CA2009717 A1 CA 2009717A1
Authority
CA
Canada
Prior art keywords
register
field
bit
requesting processor
whose
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA 2009717
Other languages
English (en)
Other versions
CA2009717C (fr
Inventor
Gizo Kadaira
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2009717A1 publication Critical patent/CA2009717A1/fr
Application granted granted Critical
Publication of CA2009717C publication Critical patent/CA2009717C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
CA 2009717 1989-02-10 1990-02-09 Systeme de multitraitement a repertoire de pages actives unique reduisant le temps systeme de traitement Expired - Fee Related CA2009717C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1032294A JPH087719B2 (ja) 1989-02-10 1989-02-10 情報処理システム
JP1-32294 1989-02-10

Publications (2)

Publication Number Publication Date
CA2009717A1 true CA2009717A1 (fr) 1990-08-10
CA2009717C CA2009717C (fr) 1994-05-10

Family

ID=12354937

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2009717 Expired - Fee Related CA2009717C (fr) 1989-02-10 1990-02-09 Systeme de multitraitement a repertoire de pages actives unique reduisant le temps systeme de traitement

Country Status (4)

Country Link
EP (1) EP0382237B1 (fr)
JP (1) JPH087719B2 (fr)
CA (1) CA2009717C (fr)
DE (1) DE69031841T2 (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6205531B1 (en) * 1998-07-02 2001-03-20 Silicon Graphics Incorporated Method and apparatus for virtual address translation
US6742104B2 (en) 2000-08-21 2004-05-25 Texas Instruments Incorporated Master/slave processing system with shared translation lookaside buffer
EP1262875A1 (fr) * 2001-05-28 2002-12-04 Texas Instruments Incorporated Système de processeur maítre-esclave avec mémoire tampon de traduction d'adresses en commun
US6742103B2 (en) 2000-08-21 2004-05-25 Texas Instruments Incorporated Processing system with shared translation lookaside buffer
ATE545909T1 (de) 2001-05-28 2012-03-15 Texas Instruments Inc Multiprozessorsystem mit gemeinsamem adressenübersetzungspufferspeicher
GB2422926B (en) * 2005-02-04 2008-10-01 Advanced Risc Mach Ltd Data processing apparatus and method for controlling access to memory
US9824015B2 (en) * 2015-05-29 2017-11-21 Qualcomm Incorporated Providing memory management unit (MMU) partitioned translation caches, and related apparatuses, methods, and computer-readable media

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4376297A (en) * 1978-04-10 1983-03-08 Signetics Corporation Virtual memory addressing device
US4481573A (en) * 1980-11-17 1984-11-06 Hitachi, Ltd. Shared virtual address translation unit for a multiprocessor system
EP0282213A3 (fr) * 1987-03-09 1991-04-24 AT&T Corp. Unité de gestion de mémoire avec des contextes simultanés

Also Published As

Publication number Publication date
CA2009717C (fr) 1994-05-10
EP0382237A2 (fr) 1990-08-16
EP0382237A3 (fr) 1992-01-29
JPH087719B2 (ja) 1996-01-29
DE69031841T2 (de) 1998-04-30
JPH02211560A (ja) 1990-08-22
EP0382237B1 (fr) 1997-12-29
DE69031841D1 (de) 1998-02-05

Similar Documents

Publication Publication Date Title
EP0029517B1 (fr) Appareil de traitement de données avec mode d'écriture en mémoire tampon
US5404476A (en) Multiprocessing system having a single translation lookaside buffer with reduced processor overhead
US4669043A (en) Memory access controller
US4763250A (en) Paged memory management unit having variable number of translation table levels
JPS643755A (en) Cache memory control system
US5182805A (en) Method and system for determining copy-on-write condition
EP0243724A3 (fr) Hiérarchie de mémoires à niveaux multiples avec mode d'adressage variable
JPS623359A (ja) 仮想記憶方式
DE3169774D1 (en) Method and device to control the conflicts posed by multiple accesses to a same cache-memory of a digital data processing system comprising at least two processors each possessing a cache
CA2022656A1 (fr) Repertoire de pages actives de traduction pour memoire d'ordinateur
ATE3339T1 (de) Speicherschutzsystem mit faehigkeitsregistern.
EP0382237A3 (fr) Système de multitraitement avec mémoire tampon unique de traduction d'adresses à temps système de processeur réduit
CA2021878A1 (fr) Systeme de commande d'acces a des espaces d'adresse en memoire virtuelle
US5727179A (en) Memory access method using intermediate addresses
EP0196244A3 (fr) Système d'unités de gestion d'antémémoires
WO1988002148A1 (fr) Procede et appareil de translation transparente utilise dans une unite de gestion de memoire
JPS5698766A (en) Virtual memory control system
JPS6329297B2 (fr)
JPS623354A (ja) キヤツシユメモリ・アクセス方式
JPS55113182A (en) Virtual computer system with tlb
JPS54161846A (en) Information processor
JPH03127146A (ja) 情報処理装置
JPS62131352A (ja) アドレス変換制御方式
JPS6393058A (ja) キヤツシユ記憶方式
JPH05314009A (ja) マルチプロセッサシステム

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed