CA2051854A1 - Methode de calcul de donnees en virgule flottante - Google Patents

Methode de calcul de donnees en virgule flottante

Info

Publication number
CA2051854A1
CA2051854A1 CA2051854A CA2051854A CA2051854A1 CA 2051854 A1 CA2051854 A1 CA 2051854A1 CA 2051854 A CA2051854 A CA 2051854A CA 2051854 A CA2051854 A CA 2051854A CA 2051854 A1 CA2051854 A1 CA 2051854A1
Authority
CA
Canada
Prior art keywords
data
floating
computing method
point represented
alpha
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2051854A
Other languages
English (en)
Other versions
CA2051854C (fr
Inventor
Masatsugu Kamimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Ten Ltd
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2051854A1 publication Critical patent/CA2051854A1/fr
Application granted granted Critical
Publication of CA2051854C publication Critical patent/CA2051854C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Complex Calculations (AREA)
CA002051854A 1990-10-02 1991-09-19 Methode de calcul de donnees en virgule flottante Expired - Fee Related CA2051854C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2-263009 1990-10-02
JP2263009A JPH0833809B2 (ja) 1990-10-02 1990-10-02 浮動小数点表示データの演算方法

Publications (2)

Publication Number Publication Date
CA2051854A1 true CA2051854A1 (fr) 1992-04-03
CA2051854C CA2051854C (fr) 1995-08-22

Family

ID=17383626

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002051854A Expired - Fee Related CA2051854C (fr) 1990-10-02 1991-09-19 Methode de calcul de donnees en virgule flottante

Country Status (5)

Country Link
US (1) US5182723A (fr)
EP (1) EP0479562B1 (fr)
JP (1) JPH0833809B2 (fr)
CA (1) CA2051854C (fr)
DE (1) DE69130634T2 (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0578950A3 (en) * 1992-07-15 1995-11-22 Ibm Method and apparatus for converting floating-point pixel values to byte pixel values by table lookup
JP3103914B2 (ja) * 1992-08-21 2000-10-30 ソニー株式会社 データの丸め処理回路およびデータの復元回路
US5323377A (en) * 1992-11-27 1994-06-21 Chen Zhi Q Electrical data recording and retrieval based on impedance variation
US5732004A (en) * 1995-11-14 1998-03-24 Advanced Micro Devices, Inc. DSP architecture for a FIR-type filter and method
US5740093A (en) * 1995-12-20 1998-04-14 Intel Corporation 128-bit register file and 128-bit floating point load and store for quadruple precision compatibility
GB2317248B (en) * 1996-09-02 2001-08-15 Siemens Plc Floating point number data processing means
JP3845009B2 (ja) 2001-12-28 2006-11-15 富士通株式会社 積和演算装置、及び積和演算方法
CN118673263A (zh) * 2024-07-03 2024-09-20 昆仑芯(北京)科技有限公司 数据处理装置、方法、电子设备和存储介质

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58137045A (ja) * 1982-02-05 1983-08-15 Matsushita Electric Ind Co Ltd 並列乗算器
JPS60536A (ja) * 1983-06-17 1985-01-05 Hitachi Ltd フロ−テイング加算器仮数部入力制御回路
JPS6069736A (ja) * 1983-09-26 1985-04-20 Hitachi Ltd 乗算器
JP2522239B2 (ja) * 1984-03-08 1996-08-07 ソニー株式会社 ディジタル信号処理装置
JPS61256436A (ja) * 1985-05-10 1986-11-14 Hitachi Ltd 演算装置
US4809205A (en) * 1986-11-19 1989-02-28 Rockwell International Corporation Digital sine conversion circuit for use in direct digital synthesizers
JPS6450614A (en) * 1987-08-20 1989-02-27 Sharp Kk Digital signal processing circuit

Also Published As

Publication number Publication date
JPH0833809B2 (ja) 1996-03-29
EP0479562A2 (fr) 1992-04-08
DE69130634T2 (de) 1999-05-06
US5182723A (en) 1993-01-26
DE69130634D1 (de) 1999-01-28
JPH04140827A (ja) 1992-05-14
CA2051854C (fr) 1995-08-22
EP0479562B1 (fr) 1998-12-16
EP0479562A3 (en) 1993-02-03

Similar Documents

Publication Publication Date Title
EP0211152A3 (fr) Changement de programme avec des registres de vecteurs
EP0328063A3 (fr) Circuit de calcul de valeur absolue ayant un seul additionneur
EP0274392A3 (fr) Système de base de données relationnelle
YU44995B (en) System for transfering information words with n bytes
WO1998040969A3 (fr) Systeme de compression de fichiers texte
EP0331094A3 (fr) Système de transmission de données multimédia
SE8307228D0 (sv) Datakomprimering
AU7340700A (en) Fast write instruction for micro engine used in multithreaded parallel processorarchitecture
EP1307023A3 (fr) Système d'ordinateur distribué
AU7357487A (en) Information transfer and use, particularly with respect to objects such as gambling chips
WO1990010903A1 (fr) Circuit recepteur de donnees serielles
EP0061324A3 (fr) Gestion de mémoire d'ordinateur
CA2051854A1 (fr) Methode de calcul de donnees en virgule flottante
EP0309090A3 (fr) Système de traitement et méthode de données pour l'affichage de symboles graphiques
EP0465661A4 (en) Method of controlling articulated robot
JPS53134335A (en) Memory control system
JPS5348452A (en) Coder
CA2127819A1 (fr) Etalement spectral peu prononce
EP0166999A3 (fr) Méthode économisant du temps pour calculer des racines carrées dans un ordinateur ayant une instruction de division "à un bit à la fois"
JPS52107721A (en) Information input terminal unit
JPS56123082A (en) Hand written signal coding processing system
JPS52115647A (en) Information multiple retrieval system
JPS52152106A (en) Zero insersion bit reduction
EP0136182A3 (fr) Mémoire de commande pour pipeline à niveau multiple pour l'enchaínement des micro-instructions d'un CPU
JPS52101935A (en) Data transmission method

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed
MKLA Lapsed

Effective date: 20100920