JPH0156428B2 - - Google Patents
Info
- Publication number
- JPH0156428B2 JPH0156428B2 JP11903283A JP11903283A JPH0156428B2 JP H0156428 B2 JPH0156428 B2 JP H0156428B2 JP 11903283 A JP11903283 A JP 11903283A JP 11903283 A JP11903283 A JP 11903283A JP H0156428 B2 JPH0156428 B2 JP H0156428B2
- Authority
- JP
- Japan
- Prior art keywords
- bit
- input
- integration
- output
- integrator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
- G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
- G06F7/5095—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators word-serial, i.e. with an accumulator-register
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Optimization (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11903283A JPS6010334A (ja) | 1983-06-30 | 1983-06-30 | 積算方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11903283A JPS6010334A (ja) | 1983-06-30 | 1983-06-30 | 積算方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6010334A JPS6010334A (ja) | 1985-01-19 |
| JPH0156428B2 true JPH0156428B2 (2) | 1989-11-30 |
Family
ID=14751282
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11903283A Granted JPS6010334A (ja) | 1983-06-30 | 1983-06-30 | 積算方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6010334A (2) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6398071A (ja) * | 1986-10-14 | 1988-04-28 | Nec Corp | 演算回路 |
| JPS63157269A (ja) * | 1986-12-22 | 1988-06-30 | Nec Corp | 演算回路 |
-
1983
- 1983-06-30 JP JP11903283A patent/JPS6010334A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6010334A (ja) | 1985-01-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9384168B2 (en) | Vector matrix product accelerator for microprocessor integration | |
| US5535402A (en) | System for (N•M)-bit correlation using N M-bit correlators | |
| JPS6337741A (ja) | デジタル・ヘテロダイン回路 | |
| JPH01305725A (ja) | ディジタル・アナログ変換装置 | |
| US4774686A (en) | Serial digital signal processing circuitry | |
| JPH0156428B2 (2) | ||
| US3716843A (en) | Modular signal processor | |
| JPH09128213A (ja) | ブロックフローティング処理システムおよび方法 | |
| JPH0981541A (ja) | 累算器 | |
| KR100505471B1 (ko) | 데이터 변환을 이용한 파형 생성방법 | |
| US4141077A (en) | Method for dividing two numbers and device for effecting same | |
| JP2000022544A (ja) | D/a変換装置 | |
| SU903893A1 (ru) | Цифровой коррелометр | |
| SU762007A1 (ru) | Цифровой фильтр 1 | |
| JP2907276B2 (ja) | 演算処理装置 | |
| CN116318148A (zh) | 一种切换触发模式的方法及装置 | |
| JPH07120964B2 (ja) | 伸張回路 | |
| JPS61105640A (ja) | 並列補数回路 | |
| SU1140135A1 (ru) | Устройство дл св зи аналоговой и цифровых вычислительных машин | |
| SU1396280A2 (ru) | Преобразователь двоичного кода в двоично-дес тичный код угловых единиц | |
| CN118689443A (zh) | 基于时域存算分段阵列结构的多比特输入加速方法及装置 | |
| SU1136155A1 (ru) | Устройство дл извлечени квадратного корн | |
| JPH02294777A (ja) | ディジタル信号処理プロセッサ | |
| JPS60126922A (ja) | A/d変換装置 | |
| JP2536489B2 (ja) | 圧縮デ−タ復号化装置 |