JPH0240744A - 仮想アドレス‐物理アドレスの変換が有効に行なわれることを予想する方法及び装置 - Google Patents

仮想アドレス‐物理アドレスの変換が有効に行なわれることを予想する方法及び装置

Info

Publication number
JPH0240744A
JPH0240744A JP1121298A JP12129889A JPH0240744A JP H0240744 A JPH0240744 A JP H0240744A JP 1121298 A JP1121298 A JP 1121298A JP 12129889 A JP12129889 A JP 12129889A JP H0240744 A JPH0240744 A JP H0240744A
Authority
JP
Japan
Prior art keywords
vector
virtual address
virtual
data element
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1121298A
Other languages
English (en)
Japanese (ja)
Inventor
Douglas D Williams
ダグラス　ディヴィッド　ウィリアムズ
David M Fenwick
ディヴィッド　マーティン　フェンウィック
Timothy J Stanley
ティモシー　ジョン　スタンリー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of JPH0240744A publication Critical patent/JPH0240744A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/65—Details of virtual memory and virtual address translation
    • G06F2212/655—Same page detection

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Complex Calculations (AREA)
JP1121298A 1988-07-25 1989-05-15 仮想アドレス‐物理アドレスの変換が有効に行なわれることを予想する方法及び装置 Pending JPH0240744A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/224,443 US5179674A (en) 1988-07-25 1988-07-25 Method and apparatus for predicting valid performance of virtual-address to physical-address translations
US224443 1998-12-31

Publications (1)

Publication Number Publication Date
JPH0240744A true JPH0240744A (ja) 1990-02-09

Family

ID=22840705

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1121298A Pending JPH0240744A (ja) 1988-07-25 1989-05-15 仮想アドレス‐物理アドレスの変換が有効に行なわれることを予想する方法及び装置

Country Status (6)

Country Link
US (2) US5179674A (fr)
EP (1) EP0352632B1 (fr)
JP (1) JPH0240744A (fr)
KR (1) KR930002328B1 (fr)
CA (1) CA1313269C (fr)
DE (1) DE68928519T2 (fr)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2503702B2 (ja) * 1989-12-19 1996-06-05 日本電気株式会社 アドレス変換装置
CA2045789A1 (fr) * 1990-06-29 1991-12-30 Richard Lee Sites Instruction granulaire pour tampon de traduction de processeur a haute performance
US5530881A (en) * 1991-06-06 1996-06-25 Hitachi, Ltd. Vector processing apparatus for processing different instruction set architectures corresponding to mingled-type programs and separate-type programs
US5333291A (en) * 1991-06-14 1994-07-26 International Business Machines Corporation Stride enhancer for high speed memory accesses with line fetching mode and normal mode employing boundary crossing determination
US5437043A (en) * 1991-11-20 1995-07-25 Hitachi, Ltd. Information processing apparatus having a register file used interchangeably both as scalar registers of register windows and as vector registers
US5392410A (en) * 1992-04-30 1995-02-21 International Business Machines Corporation History table for prediction of virtual address translation for cache access
JP2725546B2 (ja) * 1992-12-07 1998-03-11 株式会社日立製作所 デ−タ処理装置
US5729723A (en) * 1992-11-16 1998-03-17 Hitachi, Ltd. Data processing unit
JP3304444B2 (ja) * 1992-11-30 2002-07-22 富士通株式会社 ベクトル処理装置
US5606683A (en) * 1994-01-28 1997-02-25 Quantum Effect Design, Inc. Structure and method for virtual-to-physical address translation in a translation lookaside buffer
US5887183A (en) * 1995-01-04 1999-03-23 International Business Machines Corporation Method and system in a data processing system for loading and storing vectors in a plurality of modes
US5680338A (en) * 1995-01-04 1997-10-21 International Business Machines Corporation Method and system for vector processing utilizing selected vector elements
US5832533A (en) * 1995-01-04 1998-11-03 International Business Machines Corporation Method and system for addressing registers in a data processing unit in an indexed addressing mode
US5890222A (en) * 1995-01-04 1999-03-30 International Business Machines Corporation Method and system for addressing registers in a data processing unit in an indirect addressing mode
US5752275A (en) * 1995-03-31 1998-05-12 Intel Corporation Translation look-aside buffer including a single page size translation unit
US5918250A (en) * 1995-05-05 1999-06-29 Intel Corporation Method and apparatus for preloading default address translation attributes
US5893930A (en) * 1996-07-12 1999-04-13 International Business Machines Corporation Predictive translation of a data address utilizing sets of associative entries stored consecutively in a translation lookaside buffer
US5918251A (en) * 1996-12-23 1999-06-29 Intel Corporation Method and apparatus for preloading different default address translation attributes
US6138225A (en) * 1997-12-24 2000-10-24 Intel Corporation Address translation system having first and second translation look aside buffers
US6141745A (en) * 1998-04-30 2000-10-31 Advanced Micro Devices, Inc. Functional bit identifying a prefix byte via a particular state regardless of type of instruction
US6175908B1 (en) 1998-04-30 2001-01-16 Advanced Micro Devices, Inc. Variable byte-length instructions using state of function bit of second byte of plurality of instructions bytes as indicative of whether first byte is a prefix byte
US6189094B1 (en) * 1998-05-27 2001-02-13 Arm Limited Recirculating register file
GB2339037B (en) * 1998-07-03 2002-11-20 Advanced Risc Mach Ltd Memory address translation in a data processing system
US6266759B1 (en) * 1998-12-14 2001-07-24 Cray, Inc. Register scoreboarding to support overlapped execution of vector memory reference instructions in a vector processor
US6625720B1 (en) * 1999-08-17 2003-09-23 Nec Electronics, Inc. System for posting vector synchronization instructions to vector instruction queue to separate vector instructions from different application programs
US6813701B1 (en) * 1999-08-17 2004-11-02 Nec Electronics America, Inc. Method and apparatus for transferring vector data between memory and a register file
US6665749B1 (en) * 1999-08-17 2003-12-16 Nec Electronics, Inc. Bus protocol for efficiently transferring vector data
US6513107B1 (en) * 1999-08-17 2003-01-28 Nec Electronics, Inc. Vector transfer system generating address error exception when vector to be transferred does not start and end on same memory page
US9311094B2 (en) * 2011-01-21 2016-04-12 Apple Inc. Predicting a pattern in addresses for a memory-accessing instruction when processing vector instructions
EP2757468A1 (fr) * 2013-01-22 2014-07-23 Siemens Aktiengesellschaft Appareil et procédé de gestion d'un système de maintenance et de développement de logiciels
CN108334291B (zh) * 2018-03-07 2021-05-18 成都创信特电子技术有限公司 建立移动终端可信环境的方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61141055A (ja) * 1984-12-14 1986-06-28 Hitachi Ltd 情報処理装置のアドレス変換方式
JPS63180171A (ja) * 1987-01-21 1988-07-25 Fujitsu Ltd 情報処理装置

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1059639A (fr) * 1975-03-26 1979-07-31 Garvin W. Patterson Systeme de prise en charge anticipee des instructions fonctionnant en pipe line
US4541046A (en) * 1981-03-25 1985-09-10 Hitachi, Ltd. Data processing system including scalar data processor and vector data processor
US4462074A (en) * 1981-11-19 1984-07-24 Codex Corporation Do loop circuit
US4463422A (en) * 1982-07-12 1984-07-31 Csp, Inc. Method of processing an iterative program loop
JPS60156151A (ja) * 1983-12-23 1985-08-16 Nec Corp メモリアクセス制御装置
FR2561429B1 (fr) * 1984-03-13 1986-09-19 Trt Telecom Radio Electr Dispositif d'adressage pour fournir a une memoire des codes d'adresse
US4620275A (en) * 1984-06-20 1986-10-28 Wallach Steven J Computer system
US4727483A (en) * 1984-08-15 1988-02-23 Tektronix, Inc. Loop control system for digital processing apparatus
JPH0656594B2 (ja) * 1985-05-07 1994-07-27 株式会社日立製作所 ベクトルプロセツサ
JPH0622035B2 (ja) * 1985-11-13 1994-03-23 株式会社日立製作所 ベクトル処理装置
US4811215A (en) * 1986-12-12 1989-03-07 Intergraph Corporation Instruction execution accelerator for a pipelined digital machine with virtual memory
US4926317A (en) * 1987-07-24 1990-05-15 Convex Computer Corporation Hierarchical memory system with logical cache, physical cache, and address translation unit for generating a sequence of physical addresses
US5179709A (en) * 1989-01-13 1993-01-12 International Business Machines Corporation Look ahead bus transfer request

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61141055A (ja) * 1984-12-14 1986-06-28 Hitachi Ltd 情報処理装置のアドレス変換方式
JPS63180171A (ja) * 1987-01-21 1988-07-25 Fujitsu Ltd 情報処理装置

Also Published As

Publication number Publication date
EP0352632B1 (fr) 1998-01-07
DE68928519D1 (de) 1998-02-12
CA1313269C (fr) 1993-01-26
EP0352632A2 (fr) 1990-01-31
US5179674A (en) 1993-01-12
US5319791A (en) 1994-06-07
DE68928519T2 (de) 1998-08-27
EP0352632A3 (fr) 1990-10-24
KR900002187A (ko) 1990-02-28
KR930002328B1 (ko) 1993-03-29

Similar Documents

Publication Publication Date Title
JPH0240744A (ja) 仮想アドレス‐物理アドレスの変換が有効に行なわれることを予想する方法及び装置
US5123095A (en) Integrated scalar and vector processors with vector addressing by the scalar processor
US4811215A (en) Instruction execution accelerator for a pipelined digital machine with virtual memory
EP0381470B1 (fr) Traitement des exceptions d'accès à mémoire à cÔté des instructions préextraites dans le pipeline d'instructions d'un ordinateur à mémoire virtuelle
US5860107A (en) Processor and method for store gathering through merged store operations
US6230260B1 (en) Circuit arrangement and method of speculative instruction execution utilizing instruction history caching
CN100541423C (zh) 在推测性处理器中减少执行涉及不可靠数据的指令的系统与方法
US4794524A (en) Pipelined single chip microprocessor having on-chip cache and on-chip memory management unit
JP2769097B2 (ja) アドレス変換方法及びデータ処理装置
US7581084B2 (en) Method and apparatus for efficient loading and storing of vectors
US9141131B2 (en) Methods and systems for performing exponentiation in a parallel processing environment
JPS6323586B2 (fr)
US5349651A (en) System for translation of virtual to physical addresses by operating memory management processor for calculating location of physical address in memory concurrently with cache comparing virtual addresses for translation
US5805475A (en) Load-store unit and method of loading and storing single-precision floating-point registers in a double-precision architecture
JP2678527B2 (ja) キャッシュメモリ装置
JPH02208729A (ja) マイクロコード式実行装置での並列動作による複数機能装置の制御
JPS5991546A (ja) 中央処理装置
CN1044177A (zh) 紧配合的多处理器指令同步
US5822788A (en) Mechanism for prefetching targets of memory de-reference operations in a high-performance processor
CN107111550A (zh) 通过选择性页遗漏转换预取隐藏程序存储器控制器中转换遗漏时延
JP2006520964A (ja) 分岐ターゲットに基づいて分岐予測をするための方法および装置
JPH05134927A (ja) アドレス変換装置および方法
JP2006520964A5 (fr)
US20030182537A1 (en) Mechanism to assign more logical load/store tags than available physical registers in a microprocessor system
US20030088636A1 (en) Multiprocessor system having distributed shared memory and instruction scheduling method used in the same system