JPH0334855B2 - - Google Patents
Info
- Publication number
- JPH0334855B2 JPH0334855B2 JP59240201A JP24020184A JPH0334855B2 JP H0334855 B2 JPH0334855 B2 JP H0334855B2 JP 59240201 A JP59240201 A JP 59240201A JP 24020184 A JP24020184 A JP 24020184A JP H0334855 B2 JPH0334855 B2 JP H0334855B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- film
- forming
- insulating film
- hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24020184A JPS61119059A (ja) | 1984-11-14 | 1984-11-14 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24020184A JPS61119059A (ja) | 1984-11-14 | 1984-11-14 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61119059A JPS61119059A (ja) | 1986-06-06 |
| JPH0334855B2 true JPH0334855B2 (de) | 1991-05-24 |
Family
ID=17055959
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP24020184A Granted JPS61119059A (ja) | 1984-11-14 | 1984-11-14 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61119059A (de) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5998535A (ja) * | 1982-11-29 | 1984-06-06 | Hitachi Ltd | 半導体集積回路の製造方法 |
-
1984
- 1984-11-14 JP JP24020184A patent/JPS61119059A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61119059A (ja) | 1986-06-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4670967A (en) | Forming multilayer interconnections for a semiconductor device by vapor phase growth process | |
| EP0143652B1 (de) | Verfahren zum Herstellen von Mehrschicht-Leiterbahnen | |
| JP4417439B2 (ja) | エッチング・ストップ層を利用する半導体装置構造とその方法 | |
| KR20010023696A (ko) | Cvd 장벽층을 갖는 보더리스 비아들 | |
| US5543360A (en) | Method of making a semiconductor device with sidewall etch stopper and wide through-hole having multilayered wiring structure | |
| JPS6110256A (ja) | 集積回路の接点孔への相互接続線の自動位置決め方法 | |
| KR100277377B1 (ko) | 콘택트홀/스루홀의형성방법 | |
| KR100342639B1 (ko) | 반도체 구조물의 제조 방법 | |
| KR19980070785A (ko) | 반도체 장치 및 그 제조 방법 | |
| US6057230A (en) | Dry etching procedure and recipe for patterning of thin film copper layers | |
| JPH09511875A (ja) | 絶縁層上にメタライゼーション層を設け同一マスクを使用して貫通孔を開ける方法 | |
| JPH0334855B2 (de) | ||
| JPH10209276A (ja) | 配線形成方法 | |
| JPH05299397A (ja) | 金属プラグの形成方法 | |
| JP3376965B2 (ja) | 半導体装置及びその製造方法 | |
| JP3353524B2 (ja) | 接続孔を形成する工程を有する半導体装置の製造方法 | |
| JP3323264B2 (ja) | 半導体装置の製造方法 | |
| KR0154190B1 (ko) | 반도체 소자의 텅스텐-플러그 형성방법 | |
| JPH0570938B2 (de) | ||
| JPS61289648A (ja) | 半導体装置の製造方法 | |
| JPH09246378A (ja) | 半導体集積回路装置およびその製造方法 | |
| JPH04127425A (ja) | 半導体集積回路の製造方法 | |
| JPS6255701B2 (de) | ||
| JPH09270463A (ja) | コンタクト孔の形成方法 | |
| JPH07193130A (ja) | 半導体装置の製造方法 |