JPH0342910A - バッファ回路 - Google Patents
バッファ回路Info
- Publication number
- JPH0342910A JPH0342910A JP2166940A JP16694090A JPH0342910A JP H0342910 A JPH0342910 A JP H0342910A JP 2166940 A JP2166940 A JP 2166940A JP 16694090 A JP16694090 A JP 16694090A JP H0342910 A JPH0342910 A JP H0342910A
- Authority
- JP
- Japan
- Prior art keywords
- inverter
- output
- buffer circuit
- transistor
- charging
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000004044 response Effects 0.000 claims description 2
- 230000000295 complement effect Effects 0.000 claims 1
- 239000003990 capacitor Substances 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000007704 transition Effects 0.000 description 4
- 230000007423 decrease Effects 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
- H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/3565—Bistables with hysteresis, e.g. Schmitt trigger
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Networks Using Active Elements (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US37520989A | 1989-06-30 | 1989-06-30 | |
| US375209 | 1989-06-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0342910A true JPH0342910A (ja) | 1991-02-25 |
Family
ID=23479954
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2166940A Pending JPH0342910A (ja) | 1989-06-30 | 1990-06-27 | バッファ回路 |
Country Status (6)
| Country | Link |
|---|---|
| JP (1) | JPH0342910A (fr) |
| CA (1) | CA2008749C (fr) |
| DE (1) | DE4004381A1 (fr) |
| FR (1) | FR2649265B1 (fr) |
| GB (1) | GB2233519B (fr) |
| IT (1) | IT1238931B (fr) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR930003929B1 (ko) * | 1990-08-09 | 1993-05-15 | 삼성전자 주식회사 | 데이타 출력버퍼 |
| KR920015363A (ko) * | 1991-01-22 | 1992-08-26 | 김광호 | Ttl 입력 버퍼회로 |
| GB2258100B (en) * | 1991-06-28 | 1995-02-15 | Digital Equipment Corp | Floating-well CMOS output driver |
| DE4127212A1 (de) * | 1991-08-16 | 1993-02-18 | Licentia Gmbh | Schaltungsanordnung zur pegelumsetzung |
| JP2769653B2 (ja) * | 1991-11-06 | 1998-06-25 | 三菱電機株式会社 | 反転回路 |
| US6433983B1 (en) * | 1999-11-24 | 2002-08-13 | Honeywell Inc. | High performance output buffer with ESD protection |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2046301A1 (de) * | 1970-09-19 | 1972-04-20 | Siemens Ag | Herzüberwachungsgerät |
| US3769528A (en) * | 1972-12-27 | 1973-10-30 | Ibm | Low power fet driver circuit |
| US3851189A (en) * | 1973-06-25 | 1974-11-26 | Hughes Aircraft Co | Bisitable digital circuitry |
| NL8301711A (nl) * | 1983-05-13 | 1984-12-03 | Philips Nv | Complementaire igfet schakeling. |
| EP0209805B1 (fr) * | 1985-07-22 | 1993-04-07 | Hitachi, Ltd. | Dispositif à semi-conducteurs à transistor bipolaire et transistor à effet de champ à grille isolée |
| US4740717A (en) * | 1986-11-25 | 1988-04-26 | North American Philips Corporation, Signetics Division | Switching device with dynamic hysteresis |
| US4859873A (en) * | 1987-07-17 | 1989-08-22 | Western Digital Corporation | CMOS Schmitt trigger with independently biased high/low threshold circuits |
-
1990
- 1990-01-29 CA CA002008749A patent/CA2008749C/fr not_active Expired - Fee Related
- 1990-02-13 DE DE4004381A patent/DE4004381A1/de not_active Withdrawn
- 1990-05-17 FR FR9006180A patent/FR2649265B1/fr not_active Expired - Fee Related
- 1990-05-21 IT IT9396A patent/IT1238931B/it active IP Right Grant
- 1990-06-27 JP JP2166940A patent/JPH0342910A/ja active Pending
- 1990-06-29 GB GB9014597A patent/GB2233519B/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| IT9009396A0 (it) | 1990-05-21 |
| CA2008749A1 (fr) | 1990-12-31 |
| IT9009396A1 (it) | 1991-01-01 |
| CA2008749C (fr) | 1999-11-30 |
| FR2649265B1 (fr) | 1993-12-17 |
| DE4004381A1 (de) | 1991-01-03 |
| GB2233519B (en) | 1994-07-06 |
| FR2649265A1 (fr) | 1991-01-04 |
| GB9014597D0 (en) | 1990-08-22 |
| IT1238931B (it) | 1993-09-07 |
| GB2233519A (en) | 1991-01-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69426148T2 (de) | Pegelschieberschaltung | |
| US5969542A (en) | High speed gate oxide protected level shifter | |
| US5126588A (en) | Digital push-pull driver circuit | |
| EP1229648B1 (fr) | Circuit de sortie | |
| US20020149392A1 (en) | Level adjustment circuit and data output circuit thereof | |
| KR930000972B1 (ko) | Cmos인버터를 구비한 반도체 집적회로 | |
| US5079439A (en) | Noise rejecting TTL to CMOS input buffer | |
| JPS62203416A (ja) | 特にマイクロプロセツサの周辺装置用の、ｍｏｓ技術の論理回路のためのパワ−オンリセツテイング回路 | |
| US5489866A (en) | High speed and low noise margin schmitt trigger with controllable trip point | |
| US4642488A (en) | CMOS input buffer accepting TTL level inputs | |
| US4703201A (en) | CMOS Schmitt trigger | |
| US4388538A (en) | Delay signal generating circuit | |
| US6046617A (en) | CMOS level detection circuit with hysteresis having disable/enable function and method | |
| JPH0342910A (ja) | バッファ回路 | |
| JPH04150224A (ja) | 集積回路 | |
| JP2968826B2 (ja) | カレントミラー型増幅回路及びその駆動方法 | |
| DE3854155T2 (de) | GaAs-Mesfet-Logik-Schaltungen mit Gegentakt-Ausgangspufferschaltungen. | |
| KR20000074468A (ko) | 고전압 구동 회로 | |
| JP3540401B2 (ja) | レベルシフト回路 | |
| KR0142985B1 (ko) | 동상신호 출력회로, 역상신호 출력회로 및 2상신호 출력회로 | |
| KR100287660B1 (ko) | 신호 입력 회로 | |
| JPH0348520A (ja) | アナログスイッチ回路 | |
| KR100261179B1 (ko) | 씨모스 전압 레벨 쉬프트 회로 | |
| JPH0332113A (ja) | 半導体集積回路装置 | |
| JPH0685656A (ja) | Ｔｔｌ入力信号レベルを変換するためのｃｍｏｓレシーバ回路 |