JPH0416810B2 - - Google Patents

Info

Publication number
JPH0416810B2
JPH0416810B2 JP4226685A JP4226685A JPH0416810B2 JP H0416810 B2 JPH0416810 B2 JP H0416810B2 JP 4226685 A JP4226685 A JP 4226685A JP 4226685 A JP4226685 A JP 4226685A JP H0416810 B2 JPH0416810 B2 JP H0416810B2
Authority
JP
Japan
Prior art keywords
multiplier
array
carry
array multiplier
dimensional
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP4226685A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61201329A (ja
Inventor
Shigeo Daito
Koji Sakamoto
Itaru Kurosawa
Toshio Tsurushima
Hisao Tagami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP4226685A priority Critical patent/JPS61201329A/ja
Publication of JPS61201329A publication Critical patent/JPS61201329A/ja
Publication of JPH0416810B2 publication Critical patent/JPH0416810B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G06F7/5324—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel partitioned, i.e. using repetitively a smaller parallel parallel multiplier or using an array of such smaller multipliers

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
JP4226685A 1985-03-04 1985-03-04 並列アレイ乗算器 Granted JPS61201329A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4226685A JPS61201329A (ja) 1985-03-04 1985-03-04 並列アレイ乗算器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4226685A JPS61201329A (ja) 1985-03-04 1985-03-04 並列アレイ乗算器

Publications (2)

Publication Number Publication Date
JPS61201329A JPS61201329A (ja) 1986-09-06
JPH0416810B2 true JPH0416810B2 (fr) 1992-03-25

Family

ID=12631232

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4226685A Granted JPS61201329A (ja) 1985-03-04 1985-03-04 並列アレイ乗算器

Country Status (1)

Country Link
JP (1) JPS61201329A (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6479862A (en) * 1987-09-21 1989-03-24 Agency Ind Science Techn Semiconductor integrated circuit device
JP2557832Y2 (ja) * 1990-02-19 1997-12-17 鹿島建設株式会社 光ファイバ複合ケーブル
JPH0644050A (ja) * 1991-03-11 1994-02-18 Agency Of Ind Science & Technol 積和演算装置

Also Published As

Publication number Publication date
JPS61201329A (ja) 1986-09-06

Similar Documents

Publication Publication Date Title
KR940002479B1 (ko) 고속 디지탈 병렬승산기(multiplier)
Wang et al. A new design technique for column compression multipliers
Ma et al. Multiplier policies for digital signal processing
US6029187A (en) Fast regular multiplier architecture
KR940008613B1 (ko) 캐리선견가산기와 캐리전송방법
JPH0934688A (ja) 遅延整合技術の利用によりクリティカル・パスを減少させた浮動小数点型掛け算器及びその演算方法
JPS61502288A (ja) Ｘ×ｙビット・アレ−掛け算器／アキュムレ−タ回路
JPH0456339B2 (fr)
JPH0368413B2 (fr)
JPS6097464A (ja) デジタルデータプロセツサ
Ngai et al. Regular, area-time efficient carry-lookahead adders
US5291431A (en) Array multiplier adapted for tiled layout by silicon compiler
JPH0312738B2 (fr)
JPS61201329A (ja) 並列アレイ乗算器
Primlani et al. A nonredundant-radix-4 serial multiplier
EP0112186B1 (fr) Multiplicateurs modulaires à grande vitesse, et modules de circuits intégrés pour de tels multiplicateurs
JPH0644050A (ja) 積和演算装置
Parandeh-Afshar et al. Highly versatile DSP blocks for improved FPGA arithmetic performance
JPH0584529B2 (fr)
US5883825A (en) Reduction of partial product arrays using pre-propagate set-up
Reddy et al. High Performance 64-bit MAC Unit for DSP Applications
JPH0370416B2 (fr)
JP2608600B2 (ja) ２つの数の和のパリティビットの計算装置
JPH083787B2 (ja) 単位加算器および並列乗算器
Lin Trading bitwidth for array size: a unified reconfigurable arithmetic processor design

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term