JPH043675B2 - - Google Patents
Info
- Publication number
- JPH043675B2 JPH043675B2 JP59015283A JP1528384A JPH043675B2 JP H043675 B2 JPH043675 B2 JP H043675B2 JP 59015283 A JP59015283 A JP 59015283A JP 1528384 A JP1528384 A JP 1528384A JP H043675 B2 JPH043675 B2 JP H043675B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- wiring layer
- forming
- layer
- conductive wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59015283A JPS60161697A (ja) | 1984-02-01 | 1984-02-01 | 多層配線板の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59015283A JPS60161697A (ja) | 1984-02-01 | 1984-02-01 | 多層配線板の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60161697A JPS60161697A (ja) | 1985-08-23 |
| JPH043675B2 true JPH043675B2 (da) | 1992-01-23 |
Family
ID=11884525
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59015283A Granted JPS60161697A (ja) | 1984-02-01 | 1984-02-01 | 多層配線板の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60161697A (da) |
-
1984
- 1984-02-01 JP JP59015283A patent/JPS60161697A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60161697A (ja) | 1985-08-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4676867A (en) | Planarization process for double metal MOS using spin-on glass as a sacrificial layer | |
| US5152834A (en) | Spin-on glass composition | |
| US4885262A (en) | Chemical modification of spin-on glass for improved performance in IC fabrication | |
| US4894351A (en) | Method for making a silicon IC with planar double layer metal conductors system | |
| US5567660A (en) | Spin-on-glass planarization by a new stagnant coating method | |
| TW569340B (en) | Electronic devices and methods of manufacture | |
| JP3077990B2 (ja) | 半導体装置の製造方法 | |
| KR20050016505A (ko) | 유기실록산 | |
| JP2000058540A (ja) | 低誘電率絶縁膜形成用組成物および低誘電率絶縁膜形成方法 | |
| US4988405A (en) | Fabrication of devices utilizing a wet etchback procedure | |
| JPH0329298B2 (da) | ||
| JPS60161697A (ja) | 多層配線板の製造方法 | |
| JPH0637069A (ja) | 半導体装置の製造方法 | |
| JP2716156B2 (ja) | 半導体装置の製造方法 | |
| JPH0534839B2 (da) | ||
| JP3095866B2 (ja) | 半導体装置及びその製造方法 | |
| JP2606315B2 (ja) | 半導体装置の製造方法 | |
| JPH0565049B2 (da) | ||
| JPH0236529A (ja) | 層間絶縁膜の平担化法 | |
| JP2000021872A (ja) | 低誘電率樹脂組成物、低誘電率絶縁膜形成方法および半導体装置の製造方法 | |
| JPS63281432A (ja) | 塗布ガラス膜 | |
| JPH09293780A (ja) | 配線形成方法 | |
| JPH0629400A (ja) | 半導体装置及びその製造方法 | |
| JPS5969950A (ja) | 多層配線形成方法 | |
| KR100246780B1 (ko) | 반도체 소자의 스핀 온 글라스막 형성 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |