JPH0574219B2 - - Google Patents

Info

Publication number
JPH0574219B2
JPH0574219B2 JP59160167A JP16016784A JPH0574219B2 JP H0574219 B2 JPH0574219 B2 JP H0574219B2 JP 59160167 A JP59160167 A JP 59160167A JP 16016784 A JP16016784 A JP 16016784A JP H0574219 B2 JPH0574219 B2 JP H0574219B2
Authority
JP
Japan
Prior art keywords
layer
metal
pattern
depositing
metallization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59160167A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6142137A (ja
Inventor
Jeemusu Roodesu Suchiibun
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PURETSUSHII SEMIKONDAKUTAAZU L
PURETSUSHII SEMIKONDAKUTAAZU Ltd
Original Assignee
PURETSUSHII SEMIKONDAKUTAAZU L
PURETSUSHII SEMIKONDAKUTAAZU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PURETSUSHII SEMIKONDAKUTAAZU L, PURETSUSHII SEMIKONDAKUTAAZU Ltd filed Critical PURETSUSHII SEMIKONDAKUTAAZU L
Priority to JP16016784A priority Critical patent/JPS6142137A/ja
Publication of JPS6142137A publication Critical patent/JPS6142137A/ja
Publication of JPH0574219B2 publication Critical patent/JPH0574219B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • ing And Chemical Polishing (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Laminated Bodies (AREA)
  • Physical Vapour Deposition (AREA)
JP16016784A 1984-07-30 1984-07-30 非ネストバイアを有する層状構造物の製造方法 Granted JPS6142137A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16016784A JPS6142137A (ja) 1984-07-30 1984-07-30 非ネストバイアを有する層状構造物の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16016784A JPS6142137A (ja) 1984-07-30 1984-07-30 非ネストバイアを有する層状構造物の製造方法

Publications (2)

Publication Number Publication Date
JPS6142137A JPS6142137A (ja) 1986-02-28
JPH0574219B2 true JPH0574219B2 (mo) 1993-10-18

Family

ID=15709300

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16016784A Granted JPS6142137A (ja) 1984-07-30 1984-07-30 非ネストバイアを有する層状構造物の製造方法

Country Status (1)

Country Link
JP (1) JPS6142137A (mo)

Also Published As

Publication number Publication date
JPS6142137A (ja) 1986-02-28

Similar Documents

Publication Publication Date Title
US9595656B2 (en) Double-masking technique for increasing fabrication yield in superconducting electronics
US4698125A (en) Method of producing a layered structure
JPS5968953A (ja) モノリシツク集積回路の製造方法
US4717449A (en) Dielectric barrier material
US5773196A (en) Prevention of anti-reflection coating damage
US4713682A (en) Dielectric barrier material
KR19990049309A (ko) 반도체 소자 및 그 제조 방법
EP0168535B1 (en) A method of producing a layered structure
JPS63164344A (ja) 半導体装置
JPS5966125A (ja) 半導体装置の製造方法
KR100252757B1 (ko) 금속패턴 형성방법
JPH01266746A (ja) 半導体装置
JPS6142137A (ja) 非ネストバイアを有する層状構造物の製造方法
JPH0531301B2 (mo)
KR100197129B1 (ko) 반도체 소자의 금속배선 형성방법
KR100487476B1 (ko) 반도체장치의제조방법및그에따라제조되는반도체장치
KR0153980B1 (ko) 평탄화방법
KR100265990B1 (ko) 반도체장치의 금속배선 형성방법
JPH01109749A (ja) 配線形成方法
JPH06342850A (ja) 半導体集積回路装置およびその製造方法
JPH06177255A (ja) 半導体集積回路装置の製造方法
JPS59163838A (ja) 半導体装置の製造方法
JPS58122751A (ja) 半導体装置
JPS58142547A (ja) 半導体装置の製造方法
JPS60233840A (ja) 段差の被覆方法