JPH06101224B2 - メモリ・システム - Google Patents

メモリ・システム

Info

Publication number
JPH06101224B2
JPH06101224B2 JP1207108A JP20710889A JPH06101224B2 JP H06101224 B2 JPH06101224 B2 JP H06101224B2 JP 1207108 A JP1207108 A JP 1207108A JP 20710889 A JP20710889 A JP 20710889A JP H06101224 B2 JPH06101224 B2 JP H06101224B2
Authority
JP
Japan
Prior art keywords
data
address
memory
port
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1207108A
Other languages
English (en)
Japanese (ja)
Other versions
JPH02123589A (ja
Inventor
フレデリツク・ジヨン・エーチエルマン、ジユニア
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPH02123589A publication Critical patent/JPH02123589A/ja
Publication of JPH06101224B2 publication Critical patent/JPH06101224B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/066—Means for reducing external access-lines for a semiconductor memory clip, e.g. by multiplexing at least address and data signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
JP1207108A 1988-10-25 1989-08-11 メモリ・システム Expired - Lifetime JPH06101224B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US262560 1988-10-25
US07/262,560 US5150328A (en) 1988-10-25 1988-10-25 Memory organization with arrays having an alternate data port facility

Publications (2)

Publication Number Publication Date
JPH02123589A JPH02123589A (ja) 1990-05-11
JPH06101224B2 true JPH06101224B2 (ja) 1994-12-12

Family

ID=22998027

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1207108A Expired - Lifetime JPH06101224B2 (ja) 1988-10-25 1989-08-11 メモリ・システム

Country Status (4)

Country Link
US (1) US5150328A (fr)
EP (1) EP0366588B1 (fr)
JP (1) JPH06101224B2 (fr)
DE (1) DE68923530T2 (fr)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5293236A (en) * 1991-01-11 1994-03-08 Fuji Photo Film Co., Ltd. Electronic still camera including an EEPROM memory card and having a continuous shoot mode
US5295255A (en) * 1991-02-22 1994-03-15 Electronic Professional Services, Inc. Method and apparatus for programming a solid state processor with overleaved array memory modules
DE4135553A1 (de) * 1991-10-29 1993-05-06 Alcatel Sel Aktiengesellschaft, 7000 Stuttgart, De Verfahren und schaltungsanordnung zur datenblockuebertragung ueber ein bussystem
US5278800A (en) * 1991-10-31 1994-01-11 International Business Machines Corporation Memory system and unique memory chip allowing island interlace
US5321697A (en) * 1992-05-28 1994-06-14 Cray Research, Inc. Solid state storage device
JPH06250931A (ja) * 1993-02-26 1994-09-09 Mitsubishi Electric Corp 情報処理装置
US5717947A (en) * 1993-03-31 1998-02-10 Motorola, Inc. Data processing system and method thereof
US5524267A (en) * 1994-03-31 1996-06-04 International Business Machines Corporation Digital I/O bus controller circuit with auto-incrementing, auto-decrementing and non-incrementing/decrementing access data ports
US5590078A (en) * 1994-10-07 1996-12-31 Mukesh Chatter Method of and apparatus for improved dynamic random access memory (DRAM) providing increased data bandwidth and addressing range for current DRAM devices and/or equivalent bandwidth and addressing range for smaller DRAM devices
US5537353A (en) * 1995-08-31 1996-07-16 Cirrus Logic, Inc. Low pin count-wide memory devices and systems and methods using the same
US5867736A (en) * 1996-03-29 1999-02-02 Lsi Logic Corporation Methods for simplified integration of host based storage array control functions using read and write operations on a storage array control port
US6249470B1 (en) 1999-12-03 2001-06-19 International Business Machines Corporation Bi-directional differential low power sense amp and memory system
US8279886B2 (en) 2004-12-30 2012-10-02 Intel Corporation Dataport and methods thereof
US7269088B2 (en) 2005-05-17 2007-09-11 Intel Corporation Identical chips with different operations in a system
US7725609B2 (en) * 2005-08-05 2010-05-25 Qimonda Ag System memory device having a dual port
WO2017046958A1 (fr) * 2015-09-18 2017-03-23 株式会社日立製作所 Contrôleur de mémoire, procédé de commande de mémoire, et dispositif de stockage à semi-conducteur
US11635394B2 (en) * 2020-02-10 2023-04-25 Mitsubishi Electric Research Laboratories, Inc. Sensing using inverse multiple scattering with phaseless measurements
US11392494B2 (en) * 2020-06-05 2022-07-19 Intel Corporation Technologies for performant column read operations on clustered data in a dimm architecture

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4028675A (en) * 1973-05-14 1977-06-07 Hewlett-Packard Company Method and apparatus for refreshing semiconductor memories in multi-port and multi-module memory system
US4020466A (en) * 1974-07-05 1977-04-26 Ibm Corporation Memory hierarchy system with journaling and copy back
JPS5345939A (en) * 1976-10-07 1978-04-25 Sharp Corp Ram circuit
US4125877A (en) * 1976-11-26 1978-11-14 Motorola, Inc. Dual port random access memory storage cell
JPS5532288A (en) * 1978-08-29 1980-03-06 Nec Corp Lsi memory
US4349870A (en) * 1979-09-05 1982-09-14 Motorola, Inc. Microcomputer with programmable multi-function port
US4443864A (en) * 1979-10-09 1984-04-17 Texas Instruments Incorporated Memory system for microprocessor with multiplexed address/data bus
US4443845A (en) * 1980-06-26 1984-04-17 Texas Instruments Incorporated Memory system having a common interface
US4410964A (en) * 1980-12-08 1983-10-18 Nordling Karl I Memory device having a plurality of output ports
US4395765A (en) * 1981-04-23 1983-07-26 Bell Telephone Laboratories, Incorporated Multiport memory array
US4394726A (en) * 1981-04-29 1983-07-19 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Distributed multiport memory architecture
US4491937A (en) * 1982-02-25 1985-01-01 Trw Inc. Multiport register file
US4541076A (en) * 1982-05-13 1985-09-10 Storage Technology Corporation Dual port CMOS random access memory
US4489381A (en) * 1982-08-06 1984-12-18 International Business Machines Corporation Hierarchical memories having two ports at each subordinate memory level
US4535427A (en) * 1982-12-06 1985-08-13 Mostek Corporation Control of serial memory
US4554645A (en) * 1983-03-10 1985-11-19 International Business Machines Corporation Multi-port register implementation
US4566082A (en) * 1983-03-23 1986-01-21 Tektronix, Inc. Memory pack addressing system
US4577292A (en) * 1983-05-31 1986-03-18 International Business Machines Corporation Support circuitry for multi-port systems
JPS604383A (ja) * 1983-06-22 1985-01-10 Matsushita Electric Ind Co Ltd テレビジヨン信号デジタル磁気記録再生装置
US4580245A (en) * 1983-07-28 1986-04-01 Sperry Corporation Complementary metal oxide semiconductor dual port random access memory cell
JPS6072020A (ja) * 1983-09-29 1985-04-24 Nec Corp デュアルポ−トメモリ回路
US4586168A (en) * 1983-12-12 1986-04-29 Motorola, Inc. Dual port memory sense amplifier isolation
US4573116A (en) * 1983-12-20 1986-02-25 Honeywell Information Systems Inc. Multiword data register array having simultaneous read-write capability
US4649475A (en) * 1984-04-02 1987-03-10 Sperry Corporation Multiple port memory with port decode error detector
US4718039A (en) * 1984-06-29 1988-01-05 International Business Machines Intermediate memory array with a parallel port and a buffered serial port
FR2569290B1 (fr) * 1984-08-14 1986-12-05 Trt Telecom Radio Electr Processeur pour le traitement de signal et structure de multitraitement hierarchisee comportant au moins un tel processeur
US4663741A (en) * 1984-10-16 1987-05-05 Trilogy Systems Corporation Strobed access semiconductor memory system
US4623990A (en) * 1984-10-31 1986-11-18 Advanced Micro Devices, Inc. Dual-port read/write RAM with single array
IT1177400B (it) * 1984-12-12 1987-08-26 Honeywell Inf Systems Sistema a microprocessore
US4627030A (en) * 1985-02-04 1986-12-02 At&T Bell Laboratories Dual port memory word size expansion technique
JPS61221938A (ja) * 1985-03-28 1986-10-02 Toshiba Corp シ−ケンス回路
US4731758A (en) * 1985-06-21 1988-03-15 Advanced Micro Devices, Inc. Dual array memory with inter-array bi-directional data transfer
US4719601A (en) * 1986-05-02 1988-01-12 International Business Machine Corporation Column redundancy for two port random access memory
US4742493A (en) * 1986-05-19 1988-05-03 Advanced Micro Devices, Inc. Multiple port memory array device including improved timing and associated method

Also Published As

Publication number Publication date
DE68923530T2 (de) 1996-02-29
DE68923530D1 (de) 1995-08-24
JPH02123589A (ja) 1990-05-11
US5150328A (en) 1992-09-22
EP0366588A3 (fr) 1991-11-06
EP0366588B1 (fr) 1995-07-19
EP0366588A2 (fr) 1990-05-02

Similar Documents

Publication Publication Date Title
EP0263924B1 (fr) Structure de réarrangement de bits sur une puce
JPH06101224B2 (ja) メモリ・システム
US6646955B2 (en) Synchronous dynamic random access memory
US5204841A (en) Virtual multi-port RAM
US7570538B2 (en) Method for writing to multiple banks of a memory device
US6385709B2 (en) Multiplexed data transfer arrangement including a multi-phase signal generator for latency control
US6262937B1 (en) Synchronous random access memory having a read/write address bus and process for writing to and reading from the same
US6418063B1 (en) Memory architecture and systems and methods using the same
US5226134A (en) Data processing system including a memory controller for direct or interleave memory accessing
US20040107307A1 (en) Multiport memory, data processor and data processing system
US4633440A (en) Multi-port memory chip in a hierarchical memory
US4769789A (en) Semiconductor memory device having serial data input and output circuit
US5617555A (en) Burst random access memory employing sequenced banks of local tri-state drivers
US4967397A (en) Dynamic RAM controller
JPH0255878B2 (fr)
JP2001243777A (ja) スタティックランダムアクセスメモリ（ｓｒａｍ）の密度を向上させるための分散型復号化システムおよび方法
US4354259A (en) Semiconductor memory device having improved column selection structure
US5166903A (en) Memory organization with arrays having an alternate data port facility
JP3169814B2 (ja) 半導体記憶装置
JPS60151892A (ja) ランダムアクセスメモリ
US6151273A (en) Synchronous semiconductor memory device
US6138214A (en) Synchronous dynamic random access memory architecture for sequential burst mode
EP0471932A2 (fr) RAM multi-portes virtuelle
US5276846A (en) Fast access memory structure
US5363337A (en) Integrated circuit memory with variable addressing of memory cells