JPS5910760Y2 - 集積回路装置 - Google Patents
集積回路装置Info
- Publication number
- JPS5910760Y2 JPS5910760Y2 JP4856275U JP4856275U JPS5910760Y2 JP S5910760 Y2 JPS5910760 Y2 JP S5910760Y2 JP 4856275 U JP4856275 U JP 4856275U JP 4856275 U JP4856275 U JP 4856275U JP S5910760 Y2 JPS5910760 Y2 JP S5910760Y2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- type semiconductor
- integrated circuit
- inductance load
- circuit device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Bipolar Transistors (AREA)
- Bipolar Integrated Circuits (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4856275U JPS5910760Y2 (ja) | 1975-04-09 | 1975-04-09 | 集積回路装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4856275U JPS5910760Y2 (ja) | 1975-04-09 | 1975-04-09 | 集積回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS51127246U JPS51127246U (2) | 1976-10-14 |
| JPS5910760Y2 true JPS5910760Y2 (ja) | 1984-04-04 |
Family
ID=28188774
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4856275U Expired JPS5910760Y2 (ja) | 1975-04-09 | 1975-04-09 | 集積回路装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5910760Y2 (2) |
-
1975
- 1975-04-09 JP JP4856275U patent/JPS5910760Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS51127246U (2) | 1976-10-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5910760Y2 (ja) | 集積回路装置 | |
| JPS62119972A (ja) | 接合型トランジスタ | |
| US4345166A (en) | Current source having saturation protection | |
| JP3018417B2 (ja) | 集積回路用保護装置 | |
| JPS6481270A (en) | Semiconductor device | |
| JP3008952B2 (ja) | Npn逆ベータ感度を減少させたフィードホワードダーリントン回路 | |
| JPS6352805B2 (2) | ||
| JP2557984B2 (ja) | 半導体装置の入力保護回路 | |
| JPS6230703B2 (2) | ||
| JPS58159384A (ja) | ダ−リントンフオトトランジスタ | |
| US6624502B2 (en) | Method and device for limiting the substrate potential in junction isolated integrated circuits | |
| JPS6025906B2 (ja) | 論理回路 | |
| JPS5956757A (ja) | 半導体装置 | |
| JP2606663Y2 (ja) | 半導体集積回路装置 | |
| JP3135363B2 (ja) | 半導体集積回路 | |
| JP2542533Y2 (ja) | サージ吸収回路 | |
| JPS5910068B2 (ja) | バイポ−ラ論理回路 | |
| JPH087629Y2 (ja) | トランジスタ | |
| JPS63164457A (ja) | 半導体集積回路 | |
| JPS6148973A (ja) | 半導体装置 | |
| JPS5834764Y2 (ja) | 半導体装置 | |
| JPS5827697B2 (ja) | トランジスタカイロ | |
| JP2000277702A (ja) | 半導体集積回路装置 | |
| JPS6020556A (ja) | 半導体インタ−フエ−ス装置 | |
| JPS62202615A (ja) | Ttl回路 |