JPS59206942A - 先行壱検出回路 - Google Patents

先行壱検出回路

Info

Publication number
JPS59206942A
JPS59206942A JP8207983A JP8207983A JPS59206942A JP S59206942 A JPS59206942 A JP S59206942A JP 8207983 A JP8207983 A JP 8207983A JP 8207983 A JP8207983 A JP 8207983A JP S59206942 A JPS59206942 A JP S59206942A
Authority
JP
Japan
Prior art keywords
signal
bit
circuit
data
transmission signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8207983A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0142412B2 (de
Inventor
Akira Kuwata
桑田　明
Toshiya Takahashi
利也 高橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP8207983A priority Critical patent/JPS59206942A/ja
Publication of JPS59206942A publication Critical patent/JPS59206942A/ja
Publication of JPH0142412B2 publication Critical patent/JPH0142412B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/74—Selecting or encoding within a word the position of one or more bits having a specified value, e.g. most or least significant one or zero detection, priority encoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP8207983A 1983-05-11 1983-05-11 先行壱検出回路 Granted JPS59206942A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8207983A JPS59206942A (ja) 1983-05-11 1983-05-11 先行壱検出回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8207983A JPS59206942A (ja) 1983-05-11 1983-05-11 先行壱検出回路

Publications (2)

Publication Number Publication Date
JPS59206942A true JPS59206942A (ja) 1984-11-22
JPH0142412B2 JPH0142412B2 (de) 1989-09-12

Family

ID=13764448

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8207983A Granted JPS59206942A (ja) 1983-05-11 1983-05-11 先行壱検出回路

Country Status (1)

Country Link
JP (1) JPS59206942A (de)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61267823A (ja) * 1985-03-18 1986-11-27 テキサス　インスツルメンツ　インコ−ポレイテツド 検出装置
JPS6419430A (en) * 1987-07-15 1989-01-23 Fujitsu Ltd Priority encoder
JPH01180626A (ja) * 1988-01-12 1989-07-18 Mitsubishi Electric Corp 優先順位分解器
JPH0410029A (ja) * 1990-04-27 1992-01-14 Nec Corp 先行１検出回路

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61267823A (ja) * 1985-03-18 1986-11-27 テキサス　インスツルメンツ　インコ−ポレイテツド 検出装置
JPS6419430A (en) * 1987-07-15 1989-01-23 Fujitsu Ltd Priority encoder
JPH01180626A (ja) * 1988-01-12 1989-07-18 Mitsubishi Electric Corp 優先順位分解器
JPH0410029A (ja) * 1990-04-27 1992-01-14 Nec Corp 先行１検出回路

Also Published As

Publication number Publication date
JPH0142412B2 (de) 1989-09-12

Similar Documents

Publication Publication Date Title
EP0127988B1 (de) Eine Normalisierungsschaltung
JP2674754B2 (ja) バレル・シフタ
US5282153A (en) Arithmetic logic unit
US5862065A (en) Method and circuit for fast generation of zero flag condition code in a microprocessor-based computer
JPH02138620A (ja) 数値量を計算する方法および数値データ処理装置
EP0328619B1 (de) Vorrichtung und verfahren zum verwenden einer einzelübertragskette für führende "eins"-detektierung und für "sticky" bit-berechnung
JPH07225671A (ja) 結果正規化機構と動作の方法
JP3403759B2 (ja) データ演算の結果を記憶レジスタに書き込む方法およびプロセッサ
US5020016A (en) Circuit for detecting zero result of addition/subtraction by simultaneously processing each pair of corresponding bits of a pair of given numbers in parralel
JPH05224883A (ja) 浮動小数点ｎ−ビット符号付大きさの２進数を固定小数点ｍ−ビット２の補数表示の２進数に変換するためのシステム
JPH0343645B2 (de)
JPS59206942A (ja) 先行壱検出回路
US7337202B2 (en) Shift-and-negate unit within a fused multiply-adder circuit
CA1173918A (en) Cmos static alu
CN111290790B (zh) 一种定点转浮点的转换装置
JPH09114641A (ja) 最上位デジットを決定するための装置と方法
US7062525B1 (en) Circuit and method for normalizing and rounding floating-point results and processor incorporating the circuit or the method
US5805487A (en) Method and system for fast determination of sticky and guard bits
KR900008242Y1 (ko) 16비트/32비트 산술 연산기 자동 선택회로
JPS6019237A (ja) 正規化回路
JPS6252330B2 (de)
JP2908117B2 (ja) ベクトル演算処理装置
JPH0736665A (ja) 演算装置
JP3110072B2 (ja) 事前正規化回路
JPS61275936A (ja) 条件決定装置