JPS60105042A - マルチレベル論理回路 - Google Patents

マルチレベル論理回路

Info

Publication number: JPS60105042A
Authority: JP; Japan
Prior art keywords: circuit; logic; devices; partial product; output
Prior art date: 1983-08-05
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Granted

Application number

JP59164719A

Other languages

English (en)

Japanese (ja)

Other versions

JPH0475542B2 (fr

Inventor

グラハム　エス．タブス

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

Texas Instruments Inc

Original Assignee

Texas Instruments Inc

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1983-08-05

Filing date

1984-08-06

Publication date

1985-06-10

1984-08-06 Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc

1985-06-10 Publication of JPS60105042A publication Critical patent/JPS60105042A/ja

1992-12-01 Publication of JPH0475542B2 publication Critical patent/JPH0475542B2/ja

Status Granted legal-status Critical Current

Links

238000011156 evaluation Methods 0.000 claims description 46
241001024304 Mino Species 0.000 claims description 5
238000000034 method Methods 0.000 claims description 4
239000011159 matrix material Substances 0.000 claims 6
238000010586 diagram Methods 0.000 description 22
230000006870 function Effects 0.000 description 10
230000005669 field effect Effects 0.000 description 6
239000004020 conductor Substances 0.000 description 4
238000000926 separation method Methods 0.000 description 2
238000012163 sequencing technique Methods 0.000 description 2
GSDSWSVVBLHKDQ-UHFFFAOYSA-N 9-fluoro-3-methyl-10-(4-methylpiperazin-1-yl)-7-oxo-2,3-dihydro-7H-[1,4]oxazino[2,3,4-ij]quinoline-6-carboxylic acid Chemical compound FC1=CC(C(C(C(O)=O)=C2)=O)=C3N2C(C)COC3=C1N1CCN(C)CC1 GSDSWSVVBLHKDQ-UHFFFAOYSA-N 0.000 description 1
XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
239000003795 chemical substances by application Substances 0.000 description 1
230000000295 complement effect Effects 0.000 description 1
230000001934 delay Effects 0.000 description 1
238000006073 displacement reaction Methods 0.000 description 1
230000000694 effects Effects 0.000 description 1
229910044991 metal oxide Inorganic materials 0.000 description 1
150000004706 metal oxides Chemical class 0.000 description 1
230000001105 regulatory effect Effects 0.000 description 1
229910052710 silicon Inorganic materials 0.000 description 1
239000010703 silicon Substances 0.000 description 1

Landscapes

Logic Circuits (AREA)

JP59164719A 1983-08-05 1984-08-06 マルチレベル論理回路 Granted JPS60105042A (ja)

Applications Claiming Priority (3)

Application Number	Priority Date	Filing Date
US52088083A	1983-08-05	1983-08-05
US538634		1983-10-03
US520880		1983-10-03

Related Child Applications (1)

Application Number	Title	Priority Date	Filing Date
JP4142943A Division JPH0738155B2 (ja)	1983-08-05	1992-06-03	ディジタル乗算実行方法および装置

Publications (2)

Publication Number	Publication Date
JPS60105042A true JPS60105042A (ja)	1985-06-10
JPH0475542B2 JPH0475542B2 (fr)	1992-12-01

Family

ID=24074430

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP59164719A Granted JPS60105042A (ja)	1983-08-05	1984-08-06	マルチレベル論理回路

Country Status (1)

Country	Link
JP (1)	JPS60105042A (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPH0520030A (ja) *	1990-05-31	1993-01-29	Samsung Electron Co Ltd	跳躍配列と修正形ワラストリーとを使用する並列乗算器

Citations (2)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPS58153571A (ja) *	1982-03-09	1983-09-12	三菱化工機株式会社	沈積スラツジ拡散装置
JPS6045842A (ja) *	1983-08-23	1985-03-12	Matsushita Electric Ind Co Ltd	乗算回路

1984
- 1984-08-06 JP JP59164719A patent/JPS60105042A/ja active Granted

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPS58153571A (ja) *	1982-03-09	1983-09-12	三菱化工機株式会社	沈積スラツジ拡散装置
JPS6045842A (ja) *	1983-08-23	1985-03-12	Matsushita Electric Ind Co Ltd	乗算回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPH0520030A (ja) *	1990-05-31	1993-01-29	Samsung Electron Co Ltd	跳躍配列と修正形ワラストリーとを使用する並列乗算器

Also Published As

Publication number	Publication date
JPH0475542B2 (fr)	1992-12-01

Similar Documents

Publication	Publication Date	Title
US4646257A (en)	1987-02-24	Digital multiplication circuit for use in a microprocessor
US4594678A (en)	1986-06-10	Digital parallel computing circuit for computing p=xy+z in a shortened time
US3515344A (en)	1970-06-02	Apparatus for accumulating the sum of a plurality of operands
US5151875A (en)	1992-09-29	MOS array multiplier cell
US4682303A (en)	1987-07-21	Parallel binary adder
US3691359A (en)	1972-09-12	Asynchronous binary multiplier employing carry-save addition
EP0517429A2 (fr)	1992-12-09	Unité centrale de traitement avec une unité de multiplication-accumulation intégrée
US7308470B2 (en)	2007-12-11	Smaller and lower power static mux circuitry in generating multiplier partial product signals
US4369500A (en)	1983-01-18	High speed NXM bit digital, repeated addition type multiplying circuit
RU98110876A (ru)	1999-05-27	Нейропроцессор, устройство для вычисления функций насыщения, вычислительное устройство и сумматор
US5333119A (en)	1994-07-26	Digital signal processor with delayed-evaluation array multipliers and low-power memory addressing
US5491653A (en)	1996-02-13	Differential carry-save adder and multiplier
US4853887A (en)	1989-08-01	Binary adder having a fixed operand and parallel-serial binary multiplier incorporating such an adder
JPH0570180B2 (fr)	1993-10-04
US3202805A (en)	1965-08-24	Simultaneous digital multiply-add, multiply-subtract circuit
US5025408A (en)	1991-06-18	Bit serial multiplier with parallel-in-serial-out carry and partial product shift registers
US3290493A (en)	1966-12-06	Truncated parallel multiplication
US4905179A (en)	1990-02-27	CMOS cell for logic operations with fast carry
US4727507A (en)	1988-02-23	Multiplication circuit using a multiplier and a carry propagating adder
JPH0573268A (ja)	1993-03-26	加算器
US4677584A (en)	1987-06-30	Data processing system with an arithmetic logic unit having improved carry look ahead
JPH0738155B2 (ja)	1995-04-26	ディジタル乗算実行方法および装置
US3222506A (en)	1965-12-07	Variable radix adder and subtractor
JPH0475542B2 (fr)	1992-12-01
US4958313A (en)	1990-09-18	CMOS parallel-serial multiplication circuit and multiplying and adding stages thereof

Legal Events

Date	Code	Title	Description
2004-08-06	EXPY	Cancellation because of completion of term