JPS60187536U - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS60187536U
JPS60187536U JP1984074726U JP7472684U JPS60187536U JP S60187536 U JPS60187536 U JP S60187536U JP 1984074726 U JP1984074726 U JP 1984074726U JP 7472684 U JP7472684 U JP 7472684U JP S60187536 U JPS60187536 U JP S60187536U
Authority
JP
Japan
Prior art keywords
semiconductor equipment
substrate
semiconductor pellet
semiconductor
side wall
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1984074726U
Other languages
English (en)
Inventor
慎一 鈴木
Original Assignee
関西日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 関西日本電気株式会社 filed Critical 関西日本電気株式会社
Priority to JP1984074726U priority Critical patent/JPS60187536U/ja
Publication of JPS60187536U publication Critical patent/JPS60187536U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/01Manufacture or treatment
    • H10W72/011Apparatus therefor
    • H10W72/0113Apparatus for manufacturing die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/073Connecting or disconnecting of die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/851Dispositions of multiple connectors or interconnections
    • H10W72/874On different surfaces
    • H10W72/884Die-attach connectors and bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/736Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Die Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図は本考案の一実施例を示す要部平面図、第2図は
第1図の半導体装置の製造途中でのリードフレームの部
分平面図、第3図及び第4図は第2図のC−C線に沿う
各状態での断面図、゛第5図は本考案の他の実施例を示
す半導体装置の製造途中でのリードフレームの部分平面
図、第6図及び第7図は従来の半導体装置の要部平面図
及びA−A線に沿う断面図、第8図は第6図の半導体装
置の等価回路図、第9図は第6図の半導体装置製造に使
用するリードフレームの部分平面図、第10図は第9図
のリードフレームの製造途中の部分拡大図、第11図及
び第12図は第10図のB−B線に沿う各状態での断面
図を示す。 4、・・・・・・半導体ペレットマウント部、4′・・
・・・・エツジ、7・・・・・・半導体ペレット、10
・・・・・・半田、11′・・・・・・エツジ。 よ#a−( TT J+(λも     。

Claims (1)

    【実用新案登録請求の範囲】
  1. 基板の半導体ペレットマウント部上に半田を介して半導
    体ペレットをマウントしたものにおいて、前記半導体ペ
    レットマウント部を基板側壁近傍に位置させ半田の一部
    を基板側壁と隣接部分に食み出させたことを特徴とする
    半導体装置。
JP1984074726U 1984-05-21 1984-05-21 半導体装置 Pending JPS60187536U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984074726U JPS60187536U (ja) 1984-05-21 1984-05-21 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984074726U JPS60187536U (ja) 1984-05-21 1984-05-21 半導体装置

Publications (1)

Publication Number Publication Date
JPS60187536U true JPS60187536U (ja) 1985-12-12

Family

ID=30615282

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984074726U Pending JPS60187536U (ja) 1984-05-21 1984-05-21 半導体装置

Country Status (1)

Country Link
JP (1) JPS60187536U (ja)

Similar Documents

Publication Publication Date Title
JPS596839U (ja) 半導体装置
JPS5827934U (ja) 半導体装置
JPS60187536U (ja) 半導体装置
JPS58111958U (ja) 半導体装置のリ−ドフレ−ム
JPS6117751U (ja) テ−プキヤリア半導体装置
JPS5933254U (ja) 半導体装置
JPS587345U (ja) 半導体装置
JPS60106375U (ja) 外部リ−ド端子の取付構造
JPS5844842U (ja) 半導体装置
JPS59158336U (ja) 半導体装置
JPS5978635U (ja) 集積回路素子のシユ−ト
JPS59171350U (ja) 半導体素子の実装構造
JPS6078141U (ja) 電子部品の実装構造
JPS609226U (ja) 半導体の実装用パツケ−ジ
JPS593556U (ja) 半導体装置
JPS59176154U (ja) 混成集積回路装置
JPS6094835U (ja) 半導体装置
JPS6018555U (ja) 半導体装置
JPS58191651U (ja) 集積回路
JPS605135U (ja) Icパツケ−ジ
JPS5936591U (ja) 集積回路部品ソケツト
JPS60169860U (ja) 混成集積回路
JPS6066038U (ja) ラツピング用icソケツト
JPS58111959U (ja) 半導体装置
JPS5844844U (ja) 半導体装置