JPS6238741B2 - - Google Patents

Info

Publication number
JPS6238741B2
JPS6238741B2 JP55063639A JP6363980A JPS6238741B2 JP S6238741 B2 JPS6238741 B2 JP S6238741B2 JP 55063639 A JP55063639 A JP 55063639A JP 6363980 A JP6363980 A JP 6363980A JP S6238741 B2 JPS6238741 B2 JP S6238741B2
Authority
JP
Japan
Prior art keywords
memory
refresh
gate
bus
control circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55063639A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56159745A (en
Inventor
Shinji Nishibe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP6363980A priority Critical patent/JPS56159745A/ja
Publication of JPS56159745A publication Critical patent/JPS56159745A/ja
Publication of JPS6238741B2 publication Critical patent/JPS6238741B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP6363980A 1980-05-14 1980-05-14 Information processor Granted JPS56159745A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6363980A JPS56159745A (en) 1980-05-14 1980-05-14 Information processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6363980A JPS56159745A (en) 1980-05-14 1980-05-14 Information processor

Publications (2)

Publication Number Publication Date
JPS56159745A JPS56159745A (en) 1981-12-09
JPS6238741B2 true JPS6238741B2 (de) 1987-08-19

Family

ID=13235120

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6363980A Granted JPS56159745A (en) 1980-05-14 1980-05-14 Information processor

Country Status (1)

Country Link
JP (1) JPS56159745A (de)

Also Published As

Publication number Publication date
JPS56159745A (en) 1981-12-09

Similar Documents

Publication Publication Date Title
US4449183A (en) Arbitration scheme for a multiported shared functional device for use in multiprocessing systems
US4591977A (en) Plurality of processors where access to the common memory requires only a single clock interval
US4030075A (en) Data processing system having distributed priority network
US3995258A (en) Data processing system having a data integrity technique
US5201036A (en) Data processor having wait state control unit
US20020019911A1 (en) Distributed high-speed memory controller
JP3092566B2 (ja) パイプライン方式のバスを用いたメモリ制御方式
JPH0721114A (ja) マルチプロセッサシステムの共有メモリ制御装置
US6529981B1 (en) Bus arbiter
GB1595471A (en) Computer system
JPS6238741B2 (de)
US6701398B1 (en) Global bus synchronous transaction acknowledge with nonresponse detection
JPH1091471A (ja) 集積化デジタル処理装置及びその動作試験方法
JPS6238742B2 (de)
US12224030B2 (en) Memory system
JPH0140432B2 (de)
JPH09311812A (ja) マイクロコンピュータ
US20010005870A1 (en) External bus control system
JPH09213072A (ja) Ｄｒａｍリフレッシュ制御方式
KR950009071B1 (ko) 하이파이 버스(HiPi Bus)의 데이타 전송 제어장치
JP3145765B2 (ja) 情報処理装置
JP3063501B2 (ja) メモリアクセス制御方式
JP2628588B2 (ja) Ｄｒａｍのリフレッシュ回路
JPH0440549A (ja) 情報処理装置
JPS598184A (ja) メモリ