JPS647507B2 - - Google Patents
Info
- Publication number
- JPS647507B2 JPS647507B2 JP58211782A JP21178283A JPS647507B2 JP S647507 B2 JPS647507 B2 JP S647507B2 JP 58211782 A JP58211782 A JP 58211782A JP 21178283 A JP21178283 A JP 21178283A JP S647507 B2 JPS647507 B2 JP S647507B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- logic integrated
- scan path
- circuit section
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58211782A JPS60103638A (ja) | 1983-11-11 | 1983-11-11 | 半導体論理集積装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58211782A JPS60103638A (ja) | 1983-11-11 | 1983-11-11 | 半導体論理集積装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60103638A JPS60103638A (ja) | 1985-06-07 |
| JPS647507B2 true JPS647507B2 (mo) | 1989-02-09 |
Family
ID=16611506
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58211782A Granted JPS60103638A (ja) | 1983-11-11 | 1983-11-11 | 半導体論理集積装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60103638A (mo) |
-
1983
- 1983-11-11 JP JP58211782A patent/JPS60103638A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60103638A (ja) | 1985-06-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4635261A (en) | On chip test system for configurable gate arrays | |
| US4293919A (en) | Level sensitive scan design (LSSD) system | |
| US4051352A (en) | Level sensitive embedded array logic system | |
| EP0388001A2 (en) | Testing method and apparatus for an integrated circuit | |
| US20030169070A1 (en) | Method and apparatus for built-in self-test of logic circuits with multiple clock domains | |
| JPH06208602A (ja) | 可検査性設計規則の検証方法 | |
| JPH0697244A (ja) | 集積回路チップの相互接続検査方法 | |
| JPH0572290A (ja) | 半導体集積回路 | |
| US7613969B2 (en) | Method and system for clock skew independent scan register chains | |
| JPS6134174B2 (mo) | ||
| US5802075A (en) | Distributed test pattern generation | |
| GB2041546A (en) | Logic module or logic means for or in an integrated digital circuit | |
| Shteingart et al. | RTG: Automatic register level test generator | |
| US6275081B1 (en) | Gated clock flip-flops | |
| CN101371151A (zh) | 减少的插脚计数扫描链实施方案 | |
| US6810498B2 (en) | RAM functional test facilitation circuit with reduced scale | |
| JPH10133768A (ja) | クロックシステム、半導体装置、半導体装置のテスト方法、及びｃａｄ装置 | |
| JP2778443B2 (ja) | スキャンパステスト回路の最適化方法 | |
| JPS647507B2 (mo) | ||
| US6530051B1 (en) | Method and apparatus for an easy identification of a state of a DRAM generator controller | |
| EP3367114A1 (en) | Extended jtag controller and method for functional reset using the extended jtag controller | |
| JPS59119443A (ja) | 論理回路 | |
| JP3291706B2 (ja) | 論理回路の高速動作検証方法、及び、論理回路 | |
| JP3695768B2 (ja) | テスト回路の検証方法 | |
| JPH0440736B2 (mo) |