NL8401689A - Werkwijze voor het vervaardigen van een veldeffekttransistor. - Google Patents

Werkwijze voor het vervaardigen van een veldeffekttransistor. Download PDF

Info

Publication number
NL8401689A
NL8401689A NL8401689A NL8401689A NL8401689A NL 8401689 A NL8401689 A NL 8401689A NL 8401689 A NL8401689 A NL 8401689A NL 8401689 A NL8401689 A NL 8401689A NL 8401689 A NL8401689 A NL 8401689A
Authority
NL
Netherlands
Prior art keywords
layer
silicide
metal
insulator
polycrystalline silicon
Prior art date
Application number
NL8401689A
Other languages
English (en)
Dutch (nl)
Original Assignee
American Telephone & Telegraph
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Telephone & Telegraph filed Critical American Telephone & Telegraph
Publication of NL8401689A publication Critical patent/NL8401689A/nl

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
    • H10D64/0111—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors
    • H10D64/0113—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors the conductive layers comprising highly doped semiconductor materials, e.g. polysilicon layers or amorphous silicon layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/251—Source or drain electrodes for field-effect devices
    • H10D64/258—Source or drain electrodes for field-effect devices characterised by the relative positions of the source or drain electrodes with respect to the gate electrode
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/251—Source or drain electrodes for field-effect devices
    • H10D64/258—Source or drain electrodes for field-effect devices characterised by the relative positions of the source or drain electrodes with respect to the gate electrode
    • H10D64/259—Source or drain electrodes being self-aligned with the gate electrode and having bottom surfaces higher than the interface between the channel and the gate dielectric
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/62—Electrodes ohmically coupled to a semiconductor

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Thin Film Transistor (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
NL8401689A 1983-05-27 1984-05-25 Werkwijze voor het vervaardigen van een veldeffekttransistor. NL8401689A (nl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/498,897 US4453306A (en) 1983-05-27 1983-05-27 Fabrication of FETs
US49889783 1983-05-27

Publications (1)

Publication Number Publication Date
NL8401689A true NL8401689A (nl) 1984-12-17

Family

ID=23982953

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8401689A NL8401689A (nl) 1983-05-27 1984-05-25 Werkwijze voor het vervaardigen van een veldeffekttransistor.

Country Status (9)

Country Link
US (1) US4453306A (it)
KR (1) KR930001559B1 (it)
CA (1) CA1203322A (it)
DE (1) DE3419080A1 (it)
FR (1) FR2546664B1 (it)
GB (1) GB2140619B (it)
HK (1) HK53387A (it)
IT (1) IT1176216B (it)
NL (1) NL8401689A (it)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4822754A (en) * 1983-05-27 1989-04-18 American Telephone And Telegraph Company, At&T Bell Laboratories Fabrication of FETs with source and drain contacts aligned with the gate electrode
JPS60223165A (ja) * 1984-04-19 1985-11-07 Toshiba Corp 半導体装置の製造方法
US4599789A (en) * 1984-06-15 1986-07-15 Harris Corporation Process of making twin well VLSI CMOS
JPS614240A (ja) * 1984-06-18 1986-01-10 Toshiba Corp 半導体装置の製造方法
US4628588A (en) * 1984-06-25 1986-12-16 Texas Instruments Incorporated Molybdenum-metal mask for definition and etch of oxide-encapsulated metal gate
US4577392A (en) * 1984-08-03 1986-03-25 Advanced Micro Devices, Inc. Fabrication technique for integrated circuits
US5227319A (en) * 1985-02-08 1993-07-13 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device
CA1258320A (en) * 1985-04-01 1989-08-08 Madhukar B. Vora Small contactless ram cell
US5100824A (en) * 1985-04-01 1992-03-31 National Semiconductor Corporation Method of making small contactless RAM cell
US5072275A (en) * 1986-02-28 1991-12-10 Fairchild Semiconductor Corporation Small contactless RAM cell
US5340762A (en) * 1985-04-01 1994-08-23 Fairchild Semiconductor Corporation Method of making small contactless RAM cell
JPH0799738B2 (ja) * 1985-09-05 1995-10-25 三菱電機株式会社 半導体装置の製造方法
GB2179792B (en) * 1985-08-28 1988-10-12 Mitsubishi Electric Corp Method for fabricating bipolar transistor in integrated circuit
DE3767431D1 (de) * 1986-04-23 1991-02-21 American Telephone & Telegraph Verfahren zur herstellung von halbleiterbauelementen.
US5063168A (en) * 1986-07-02 1991-11-05 National Semiconductor Corporation Process for making bipolar transistor with polysilicon stringer base contact
US4974046A (en) * 1986-07-02 1990-11-27 National Seimconductor Corporation Bipolar transistor with polysilicon stringer base contact
US4752590A (en) * 1986-08-20 1988-06-21 Bell Telephone Laboratories, Incorporated Method of producing SOI devices
US4826782A (en) * 1987-04-17 1989-05-02 Tektronix, Inc. Method of fabricating aLDD field-effect transistor
EP0296718A3 (en) * 1987-06-26 1990-05-02 Hewlett-Packard Company A coplanar and self-aligned contact structure
KR920000077B1 (ko) * 1987-07-28 1992-01-06 가부시키가이샤 도시바 반도체장치의 제조방법
US4755478A (en) * 1987-08-13 1988-07-05 International Business Machines Corporation Method of forming metal-strapped polysilicon gate electrode for FET device
US4922311A (en) * 1987-12-04 1990-05-01 American Telephone And Telegraph Company Folded extended window field effect transistor
US4844776A (en) * 1987-12-04 1989-07-04 American Telephone And Telegraph Company, At&T Bell Laboratories Method for making folded extended window field effect transistor
JPH01175260A (ja) * 1987-12-29 1989-07-11 Nec Corp 絶縁ゲート電界効果トランジスタの製造方法
US4859278A (en) * 1988-08-11 1989-08-22 Xerox Corporation Fabrication of high resistive loads utilizing a single level polycide process
US4945070A (en) * 1989-01-24 1990-07-31 Harris Corporation Method of making cmos with shallow source and drain junctions
US5221634A (en) * 1989-01-31 1993-06-22 Texas Instruments Incorporated Method of making semiconductor device employing self diffusion of dopant from contact member for augmenting electrical connection to doped region in substrate
US4980304A (en) * 1990-02-20 1990-12-25 At&T Bell Laboratories Process for fabricating a bipolar transistor with a self-aligned contact
US4992848A (en) * 1990-02-20 1991-02-12 At&T Bell Laboratories Self-aligned contact technology
AT404524B (de) * 1991-09-03 1998-12-28 Austria Mikrosysteme Int Verfahren zur herstellung von selbstausgerichteten, lateralen und vertikalen halbleiterbauelementen
US5461005A (en) * 1991-12-27 1995-10-24 At&T Ipm Corp. Method of forming silicide in integrated circuit manufacture
US6475911B1 (en) * 2000-08-16 2002-11-05 Micron Technology, Inc. Method of forming noble metal pattern
KR100536593B1 (ko) * 2002-12-05 2005-12-14 삼성전자주식회사 선택적인 막 제거를 위한 세정 용액 및 그 세정 용액을사용하여 실리사이드 공정에서 막을 선택적으로 제거하는방법
KR100973007B1 (ko) * 2008-01-29 2010-07-30 삼성전기주식회사 금속제품의 무전해 주석 환원 도금용 도금액 및 이를이용한 금속제품의 무전해 주석 환원 도금방법
US8723154B2 (en) * 2010-09-29 2014-05-13 Crossbar, Inc. Integration of an amorphous silicon resistive switching device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL302323A (it) * 1963-02-08
NL161306C (nl) * 1971-05-28 1980-01-15 Fujitsu Ltd Werkwijze voor de vervaardiging van veldeffecttransis- toren met geisoleerde stuurelektrode.
US4319395A (en) * 1979-06-28 1982-03-16 Motorola, Inc. Method of making self-aligned device
US4343082A (en) * 1980-04-17 1982-08-10 Bell Telephone Laboratories, Incorporated Method of making contact electrodes to silicon gate, and source and drain regions, of a semiconductor device
FR2481005A1 (fr) * 1980-04-17 1981-10-23 Western Electric Co Procede de fabrication de transistors a effet de champ a canal court
DE3175081D1 (en) * 1980-12-12 1986-09-11 Toshiba Kk Method of manufacturing a semiconductor device of the mis type
US4398341A (en) * 1981-09-21 1983-08-16 International Business Machines Corp. Method of fabricating a highly conductive structure

Also Published As

Publication number Publication date
CA1203322A (en) 1986-04-15
GB8413089D0 (en) 1984-06-27
US4453306A (en) 1984-06-12
KR930001559B1 (ko) 1993-03-04
FR2546664A1 (fr) 1984-11-30
DE3419080A1 (de) 1984-11-29
IT8421113A1 (it) 1985-11-25
IT1176216B (it) 1987-08-18
GB2140619A (en) 1984-11-28
KR850000807A (ko) 1985-03-09
IT8421113A0 (it) 1984-05-25
GB2140619B (en) 1986-10-01
HK53387A (en) 1987-07-24
FR2546664B1 (fr) 1985-11-29

Similar Documents

Publication Publication Date Title
NL8401689A (nl) Werkwijze voor het vervaardigen van een veldeffekttransistor.
US7223666B2 (en) Semiconductor device that includes a silicide region that is not in contact with the lightly doped region
EP0213197B1 (en) A method in the manufacture of integrated circuits
JP2000091578A (ja) 垂直トランジスタの作製プロセス
JP2001057427A (ja) 垂直トランジスタを製造する方法
US6294434B1 (en) Method of forming a metal silicide layer on a polysilicon gate structure and on a source/drain region of a MOSFET device
US5543362A (en) Process for fabricating refractory-metal silicide layers in a semiconductor device
US4822754A (en) Fabrication of FETs with source and drain contacts aligned with the gate electrode
US6589836B1 (en) One step dual salicide formation for ultra shallow junction applications
US7279374B2 (en) Thin film transistor and method of manufacturing the same
US5306653A (en) Method of making thin film transistors
US5561078A (en) Method of fabrication of semiconductor device
JPH063812B2 (ja) 半導体装置の製造方法
NL8903158A (nl) Werkwijze voor het contacteren van silicidesporen.
US6765269B2 (en) Conformal surface silicide strap on spacer and method of making same
US6627527B1 (en) Method to reduce metal silicide void formation
JPH10270380A (ja) 半導体装置
US7427539B2 (en) Thin film transistor and method of manufacturing the same
JP3284415B2 (ja) 半導体装置の製造方法
KR100318259B1 (ko) 반도체소자의게이트전극형성방법
JP3471884B2 (ja) 半導体装置の製造方法
JPH0349235A (ja) Ｍｏｓ型半導体装置の製造方法
KR100370789B1 (ko) 폴리사이드 게이트 구조를 갖는 반도체 장치 제조 방법
JPH03155640A (ja) Ｍｏｓ型半導体装置の製造方法
JPH10125623A (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
A85 Still pending on 85-01-01
BA A request for search or an international-type search has been filed
BB A search report has been drawn up
BC A request for examination has been filed
DNT Communications of changes of names of applicants whose applications have been laid open to public inspection

Free format text: AT&T CORP.

BN A decision not to publish the application has become irrevocable