ATE173357T1 - Verfahren zur herstellung eines leitenden kontakts auf einem halbleiterkörper - Google Patents

Verfahren zur herstellung eines leitenden kontakts auf einem halbleiterkörper

Info

Publication number
ATE173357T1
ATE173357T1 AT93112505T AT93112505T ATE173357T1 AT E173357 T1 ATE173357 T1 AT E173357T1 AT 93112505 T AT93112505 T AT 93112505T AT 93112505 T AT93112505 T AT 93112505T AT E173357 T1 ATE173357 T1 AT E173357T1
Authority
AT
Austria
Prior art keywords
polysilicon
layer
doped
contact
opening
Prior art date
Application number
AT93112505T
Other languages
English (en)
Inventor
Siegfried Dr Roehl
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Application granted granted Critical
Publication of ATE173357T1 publication Critical patent/ATE173357T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/063—Manufacture or treatment of conductive parts of the interconnections by forming conductive members before forming protective insulating material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/069—Manufacture or treatment of conductive parts of the interconnections by forming self-aligned vias or self-aligned contact plugs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/074—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H10W20/076—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/074—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H10W20/077—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers on sidewalls or on top surfaces of conductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/44—Conductive materials thereof
    • H10W20/4451—Semiconductor materials, e.g. polysilicon

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)
  • Conductive Materials (AREA)
  • Die Bonding (AREA)
AT93112505T 1992-08-31 1993-08-04 Verfahren zur herstellung eines leitenden kontakts auf einem halbleiterkörper ATE173357T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US93792192A 1992-08-31 1992-08-31

Publications (1)

Publication Number Publication Date
ATE173357T1 true ATE173357T1 (de) 1998-11-15

Family

ID=25470571

Family Applications (1)

Application Number Title Priority Date Filing Date
AT93112505T ATE173357T1 (de) 1992-08-31 1993-08-04 Verfahren zur herstellung eines leitenden kontakts auf einem halbleiterkörper

Country Status (7)

Country Link
US (1) US5464793A (de)
EP (1) EP0585640B1 (de)
JP (1) JPH0824111B2 (de)
KR (2) KR100290691B1 (de)
AT (1) ATE173357T1 (de)
DE (1) DE69322024T2 (de)
TW (1) TW214610B (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2720796B2 (ja) * 1994-11-15 1998-03-04 日本電気株式会社 半導体装置の製造方法
US5627103A (en) * 1995-03-02 1997-05-06 Sony Corporation Method of thin film transistor formation with split polysilicon deposition
US6103572A (en) * 1997-02-07 2000-08-15 Citizen Watch Co., Ltd. Method of fabricating a semiconductor nonvolatile storage device
WO1999004427A1 (de) * 1997-07-15 1999-01-28 Infineon Technologies Ag Kontaktierung einer halbleiterzone
JP3090198B2 (ja) * 1997-08-21 2000-09-18 日本電気株式会社 半導体装置の構造およびその製造方法
US6057216A (en) * 1997-12-09 2000-05-02 International Business Machines Corporation Low temperature diffusion process for dopant concentration enhancement
US6215190B1 (en) * 1998-05-12 2001-04-10 International Business Machines Corporation Borderless contact to diffusion with respect to gate conductor and methods for fabricating
US6261924B1 (en) 2000-01-21 2001-07-17 Infineon Technologies Ag Maskless process for self-aligned contacts
US6940134B2 (en) * 2002-07-02 2005-09-06 International Business Machines Corporation Semiconductor with contact contacting diffusion adjacent gate electrode

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1388926A (en) * 1972-03-04 1975-03-26 Ferranti Ltd Manufacture of silicon semiconductor devices
US4127931A (en) * 1974-10-04 1978-12-05 Nippon Electric Co., Ltd. Semiconductor device
JPS5922380B2 (ja) * 1975-12-03 1984-05-26 株式会社東芝 ハンドウタイソシノ セイゾウホウホウ
JPS54158167A (en) * 1978-06-05 1979-12-13 Toshiba Corp Manufacture of semiconductor device
US4694561A (en) * 1984-11-30 1987-09-22 American Telephone And Telegraph Company, At&T Bell Laboratories Method of making high-performance trench capacitors for DRAM cells
US4717678A (en) * 1986-03-07 1988-01-05 International Business Machines Corporation Method of forming self-aligned P contact
US4927779A (en) * 1988-08-10 1990-05-22 International Business Machines Corporation Complementary metal-oxide-semiconductor transistor and one-capacitor dynamic-random-access memory cell and fabrication process therefor
US5198386A (en) * 1992-06-08 1993-03-30 Micron Technology, Inc. Method of making stacked capacitors for DRAM cell

Also Published As

Publication number Publication date
EP0585640A2 (de) 1994-03-09
DE69322024D1 (de) 1998-12-17
KR100363295B1 (ko) 2002-12-05
DE69322024T2 (de) 1999-04-08
EP0585640A3 (de) 1994-11-09
TW214610B (en) 1993-10-11
JPH0824111B2 (ja) 1996-03-06
KR940004728A (ko) 1994-03-15
EP0585640B1 (de) 1998-11-11
JPH06112152A (ja) 1994-04-22
US5464793A (en) 1995-11-07
KR100290691B1 (ko) 2001-06-01

Similar Documents

Publication Publication Date Title
KR960005553B1 (ko) 필드산화막 형성 방법
US6967146B2 (en) Isolation region forming methods
DE69322024D1 (de) Verfahren zur Herstellung eines leitenden Kontakts auf einem Halbleiterkörper
KR100242396B1 (ko) 반도체 장치 제조방법
US5629230A (en) Semiconductor processing method of forming field oxide regions on a semiconductor substrate utilizing a laterally outward projecting foot portion
DE69621003D1 (de) Dram-bitleitungskontakt und verfahren zur herstellung eines solchen kontaktes
EP0773582A3 (de) Verfahren zur Herstellung einer Grabenstruktur für die Isolation in einer integrierten Schaltung
EP1081755A3 (de) Methode, die Qualität einer dielektrischen Schicht für eine Halbleiteranordnung zu verbessern
EP0388564A3 (de) Verfahren zur Herstellung einer nichtplanaren Struktur auf einem Halbleitersubstrat
JPH07505013A (ja) 絶縁体を充填した深いトレンチを半導体基板に製作する方法
US6559002B1 (en) Rough oxide hard mask for DT surface area enhancement for DT DRAM
JPS6469027A (en) Manufacture of semiconductor device
JPS6428962A (en) Semiconductor device and manufacture thereof
KR880001439B1 (ko) 반도체 소자의 매몰층 제조방법
KR960035974A (ko) 트랜지스터 몸체와 도체사이의 내부연결 형성 방법
KR0161839B1 (ko) 열산화막 공정을 이용한 게이트 형성방법
KR970053403A (ko) 반도체 소자의 분리 구조 및 그 형성 방법
KR960019574A (ko) 반도체 소자의 유전체막 형성방법
JPS6433920A (en) Growth method of semiconductor film
JPS55154747A (en) Manufacture of semiconductor integrated circuit device
KR960002832A (ko) 반도체 소자의 저장전극 제조방법
JPH0621044A (ja) 半導体装置の製造方法
KR930014778A (ko) 반도체 장치의 소자분리방법
KR970077728A (ko) 고전압 트랜지스터 형성방법
KR900005551A (ko) 반도체장치의 접속창 형성방법

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties