ATE175506T1 - Datenverarbeitungs-system und -verfahren mit sperrbaren speichergebieten - Google Patents

Datenverarbeitungs-system und -verfahren mit sperrbaren speichergebieten

Info

Publication number
ATE175506T1
ATE175506T1 AT92304309T AT92304309T ATE175506T1 AT E175506 T1 ATE175506 T1 AT E175506T1 AT 92304309 T AT92304309 T AT 92304309T AT 92304309 T AT92304309 T AT 92304309T AT E175506 T1 ATE175506 T1 AT E175506T1
Authority
AT
Austria
Prior art keywords
instructions
lock
processor
storing
processing system
Prior art date
Application number
AT92304309T
Other languages
English (en)
Inventor
Seungyoon P Song
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ATE175506T1 publication Critical patent/ATE175506T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Storage Device Security (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Memory System (AREA)
  • Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
  • Turbine Rotor Nozzle Sealing (AREA)
  • Preventing Unauthorised Actuation Of Valves (AREA)
AT92304309T 1991-06-18 1992-05-13 Datenverarbeitungs-system und -verfahren mit sperrbaren speichergebieten ATE175506T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/717,036 US5321825A (en) 1991-06-18 1991-06-18 Processing system with lock spaces for providing critical section access

Publications (1)

Publication Number Publication Date
ATE175506T1 true ATE175506T1 (de) 1999-01-15

Family

ID=24880450

Family Applications (1)

Application Number Title Priority Date Filing Date
AT92304309T ATE175506T1 (de) 1991-06-18 1992-05-13 Datenverarbeitungs-system und -verfahren mit sperrbaren speichergebieten

Country Status (5)

Country Link
US (1) US5321825A (de)
EP (1) EP0519599B1 (de)
JP (1) JPH05242046A (de)
AT (1) ATE175506T1 (de)
DE (1) DE69228090T2 (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5423008A (en) * 1992-08-03 1995-06-06 Silicon Graphics, Inc. Apparatus and method for detecting the activities of a plurality of processors on a shared bus
EP0657048B1 (de) * 1993-06-30 1999-08-25 Anton Gunzinger Intelligentes kommunikations-system
JPH07262140A (ja) * 1994-03-16 1995-10-13 Nec Corp 排他制御装置
US5613139A (en) * 1994-05-11 1997-03-18 International Business Machines Corporation Hardware implemented locking mechanism for handling both single and plural lock requests in a lock message
US5564040A (en) * 1994-11-08 1996-10-08 International Business Machines Corporation Method and apparatus for providing a server function in a logically partitioned hardware machine
US5542044A (en) * 1994-12-12 1996-07-30 Pope; Shawn P. Security device for a computer, and methods of constructing and utilizing same
JPH08314869A (ja) * 1995-05-23 1996-11-29 Kofu Nippon Denki Kk 情報処理装置
US5754827A (en) * 1995-10-13 1998-05-19 Mentor Graphics Corporation Method and apparatus for performing fully visible tracing of an emulation
US5968157A (en) * 1997-01-23 1999-10-19 Sun Microsystems, Inc. Locking of computer resources
US5928334A (en) 1997-03-28 1999-07-27 International Business Machines Corporation Hardware verification tool for multiprocessors
US6076126A (en) * 1997-06-30 2000-06-13 Emc Corporation Software locking mechanism for locking shared resources in a data processing system
US5987550A (en) * 1997-06-30 1999-11-16 Emc Corporation Lock mechanism for shared resources in a data processing system
US6681238B1 (en) 1998-03-24 2004-01-20 International Business Machines Corporation Method and system for providing a hardware machine function in a protected virtual machine
US6253224B1 (en) 1998-03-24 2001-06-26 International Business Machines Corporation Method and system for providing a hardware machine function in a protected virtual machine
US6230230B1 (en) * 1998-12-03 2001-05-08 Sun Microsystems, Inc. Elimination of traps and atomics in thread synchronization
US6516403B1 (en) * 1999-04-28 2003-02-04 Nec Corporation System for synchronizing use of critical sections by multiple processors using the corresponding flag bits in the communication registers and access control register
US6615324B1 (en) * 2000-01-07 2003-09-02 Cygnal Integrated Products, Inc. Embedded microprocessor multi-level security system in flash memory
US7133978B1 (en) * 2003-06-19 2006-11-07 Xilinx, Inc. Method and apparatus for processing data stored in a memory shared among a plurality of processors
US8108198B2 (en) * 2006-02-21 2012-01-31 Mentor Graphics Corporation Memory tracing in an emulation environment
KR101610828B1 (ko) * 2009-09-23 2016-04-08 삼성전자주식회사 멀티코어 프로세서의 인터럽트 온/오프 관리 장치와 방법
JPWO2011096163A1 (ja) * 2010-02-03 2013-06-10 日本電気株式会社 情報処理システム、排他制御方法および排他制御用プログラム
WO2013018593A1 (ja) * 2011-07-29 2013-02-07 日本電気株式会社 情報処理装置、情報処理システム、情報処理方法および制御プログラム記録媒体
TWI650648B (zh) * 2018-02-09 2019-02-11 慧榮科技股份有限公司 系統晶片及存取系統晶片中記憶體的方法
US20250307052A1 (en) * 2024-03-26 2025-10-02 Advanced Micro Devices, Inc. Shared memory freedom from interference system

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4558411A (en) * 1969-05-19 1985-12-10 Burroughs Corp. Polymorphic programmable units employing plural levels of sub-instruction sets
US3820079A (en) * 1971-11-01 1974-06-25 Hewlett Packard Co Bus oriented,modular,multiprocessing computer
FR2474200B1 (fr) * 1980-01-22 1986-05-16 Bull Sa Procede et dispositif d'arbitrage des conflits d'acces entre une requete asynchrone et un programme en section critique
JP2539352B2 (ja) * 1984-06-20 1996-10-02 株式会社日立製作所 階層型多重計算機システム
US5050072A (en) * 1988-06-17 1991-09-17 Modular Computer Systems, Inc. Semaphore memory to reduce common bus contention to global memory with localized semaphores in a multiprocessor system

Also Published As

Publication number Publication date
DE69228090T2 (de) 1999-08-26
US5321825A (en) 1994-06-14
EP0519599B1 (de) 1999-01-07
EP0519599A3 (en) 1993-09-08
EP0519599A2 (de) 1992-12-23
JPH05242046A (ja) 1993-09-21
DE69228090D1 (de) 1999-02-18

Similar Documents

Publication Publication Date Title
DE69228090D1 (de) Datenverarbeitungs-System und -Verfahren mit sperrbaren Speichergebieten
EP0086601B1 (de) Multiprocessorsystem mit gegenseitig ausschliessender Steuerfunktion
US5050072A (en) Semaphore memory to reduce common bus contention to global memory with localized semaphores in a multiprocessor system
EP0121700B1 (de) Anordnung zur Serialisierung von Speicherzugriffen in einer Datenverarbeitungsanlage zur simultanen Verarbeitung mehrerer Programme
KR860000838B1 (ko) 데이타 처리시스템
US3469239A (en) Interlocking means for a multi-processor system
US4730268A (en) Distributed bus arbitration for a multiprocessor system
EP0268139A3 (de) Behandlung von Ausführungsrechten mit Bezug auf einen Softwarekopierschutzmechanismus
NL6806737A (de)
Kessels Arbitration without common modifiable variables
US3999052A (en) Upper bounds address checking system for providing storage protection for a digital data processor
Stone Database applications of the fetch-and-add instruction
ATE195382T1 (de) Multiprozessorsystem und verfahren
JPS5733471A (en) Memory access control system for multiprocessor
JPS57111896A (en) Locking system of storage device access
JP2507430B2 (ja) 主記憶保護方式
Yang et al. A multi‐granularity locking scheme for java packedobjects based on a concurrent multiway tree
JPS6119072B2 (de)
JPH0374759A (ja) マルチプロセッサシステム
JPS62187937A (ja) 有償プログラムチエツク方式
JPS6361699B2 (de)
ANDO et al. Parallelization techniques for a supercomputer with hierarchical memory architecture
Boslaugh Tactical Computer Standardization in the Navy.
JPS6266368A (ja) 密結合多重プロセツサ計算機の制御方式
JPH01287762A (ja) 共有メモリデータ保護方法

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties